Practical and Theoretical Analysis of Zero Current Switching (ZCS) - Series Resonant (SR) Inverter Fed High Voltage DC-DC Converter

Aamir Amir, Asim Amir, Imran Ahmed

1Department of Electronics Engineering, Mehran University of Engineering & Technology, Jamshoro, Pakistan
2Department of Electronics Engineering, Institute of Information and Communication Technology, University of Sind, Pakistan
3Department of Electronics Engineering, Mehran University of Engineering & Technology, Jamshoro, Pakistan

E-mail: aamir.a.solangi@gmail.com

Abstract

This paper presents zero current switching (ZCS) - series resonant (SR) inverter fed, high voltage DC-DC converter with theoretical and practical analysis. The ZCS condition for switching attains almost zero switching losses. Moreover, parasitic oscillations are reduced within the circuit by the resonant tank. Capacitive output filter provides advantages to the circuit, as it is preferred with higher voltage applications. However, at first the peak currents and voltages are a bit problematic, as slight variations in the output voltage and operation at light loads provide limitations to the converter, second the parasitic components within the tank, as the parasitic capacitance and inductance, result into parasitic losses. The system has been analyzed using PSPICE software simulations with practical presentation and implementation of the design. The obtained results show that the system has several advantages such as wide range of output voltage control, low output voltage ripple over the entire range and low current stress at light loads; on the contrary the design confronts limitations at peak instants and small loads.

Keywords: (ZCS) Zero Current Switching (SR) series resonant, (PWM) Plus width modulation, DC-DC converter

1. Introduction

Power electronics provides an entirely novel platform at power supply designing, as DC-DC converter topologies with power components, are widely used as power supplies; these extend applications from commercial to industrial scales including appliances at cottage levels. Full bridge boost converters provide a good approach for higher power applications. Whereas, In case of applications where high output voltages are required in response to low input voltages, current-fed converters are used [1]. The ZCS DC-DC converter design provides a novel view to power supplies as reducing switching losses, providing output efficiency and increasing the power density; yet offers a problematic angle. As the non-idealities provided by large turn’s ratio of the transformer, leakage inductance and the winding capacitance result to ensure non-idealities in the behavior of the converter. These disorders conclude into undesirable voltage spikes provided by the leakage inductance that may damage circuit components and slow rise times provided by the winding capacitance, which finally results into reduced efficiency and reliability [2, 3, 4, 5]. These non-idealities if ignored offer parasitic parameters to the circuit. In consideration to all above parasitic elements many converters have been proposed in past, yet the formal efficiency required is not achieved as the series resonant converter (SRC) not only becomes virtually uncontrollable at light loads but also includes parasitic parameters within the tank circuit providing less efficiency [2, 6, 7]. ZCS-SR converter has been analyzed in response and considering all such parasitic parameters and non-idealities with a tank circuit having two or more resonant components [8, 9].

2. Proposed Design Analysis

1. System Architecture and Description

This paper presents a novel view at discontinuous conduction mode (DCM) (LC) series resonant inverter fed high voltage DC-DC converter as constructed from three main components, a full-bridge series resonant inverter, a full bridge diode rectifier, both separated by an isolation transformer as shown in Figure.1. The full-bridge inverter section involves four gate controlled semiconductor switches (S1, S2, S3, and S4) such as IGBTs, with their connected anti-parallel diodes (D1, D2, D3, and D4). As shown in Figure.2. IGBT switches are preferred for discontinuous mode of operation, whereas, MOSFET switches for continuous conduction mode (CCM).

The entire operation of the power supply is objected to achieve a high voltage at the load unit as in Figure.1. Low DC voltage supplied to the power supply is initially inverted into AC voltage by the inverter section, the stepping up or down of the voltage as per required is provided by the isolation transformer which besides its preliminary operation also presents an isolation between the supply and the output sections. A full bridge high voltage rectifier connected through the capacitive filter which rectifies the high AC voltage to regulated DC voltage as required by the (load). A capacitive filter is required as the rectified output provided by the full bridge rectifier is discontinuous and contains ripples; so the filter here is chosen to limit the output voltage ripples and spikes, as the output voltage ripple and conversion efficiency are entirely dependent on the operating frequency so the complete circuit gets affected with the spikes at the output of the converter [10].
The maximum output voltage (power) is attained with the minimum switching frequency this trade off is achieved by varying the switching frequency, while maintaining a constant break between the pulses simultaneously. At this frequency ZCS (zero current switching) condition is attained for switching of transistors and the optimal operation point for the converter is achieved. We consider the case where:

\[ \omega_r = \frac{2\pi}{L_r} = 2\pi f_r \quad \text{Resonant frequency} \quad (1) \]

\[ f_s < 0.5 f_r , f_s \quad \text{Switching frequency} \quad (2) \]

Switches of the ZCS-SR inverter switch ON and OFF due to zero current switching condition as for small time duration the current remains zero through the leakage inductor as the duty ratio is less than 50%. So, the switching frequency is less than half of the resonant frequency; as the entire operation of the ZCS-SR is at fixed frequency and duty ratio. The parasitic elements as winding capacitance and leakage inductance are disturbing to the behavior of the circuit which are majorly backhanded by the non idealities provided by the transformer due to its heavy insulation requirements and large turn’s ratio [11, 12]. These non-idealities result into increased noise and spikes within the current and voltage levels. For utilizing these non-idealities at useful angles, several designs of resonant converters are engaged - as parallel resonant converter (PRC) and series resonant converter (SRC) - presently at work [13, 14]. Each type carries its advantages and disadvantages. Series resonant converters provide a large advantage section as the leakage inductance is absorbed by the resonant circuit and so confronts the probable saturation of the transformer [13, 15]. It sure lessens the disadvantages, yet it is unable to absorb the transformer winding capacitance. In all, the SCR serves its prime principle of providing high output load current at an exceptional efficiency [11, 16, 15, 17]. The series-connected capacitor (Cr) and the leakage inductance (Lr) of the high-voltage transformers serve as resonant components for ZCS-SR inverter. Assuming (Cr) and (Lr) as resonant [10], frequency (fr) of the ZCS-SR inverter is given by

\[ f_r = \frac{1}{2\pi \sqrt{L_r C_r}} \quad (10) \]

The PWM method is utilized within this design which provides ZCS, consuming the parasitic capacitance and leakage inductance which at switching time intervals provide resonant transitions. This ZCS condition reduces losses majorly at switching levels which term the ZCS-SR converter convenient for high power applications. With phase-shifted PWM method, the gate PWM signals of switches \( S_2 \) and \( S_3 \) are delayed (phase-shifted) with respect to those of the switches \( S_1 \) and \( S_4 \) as shown in Figure 3.

Operations for a series resonant converter (SRC) constant on-time phase-shifted PWM are defined as: the discontinuous conduction mode (DCM) and continuous conduction mode (CCM). In this paper a view at DCM operation is taken into consideration as the switching frequency is less than half of the resonant frequency. The inductor current remains at zero for a small interval to display discontinuity as shown in Figure 4.

The roots of this RLC circuit are

\[ S = \pm i \omega_r \cdot i \quad (4) \]

Where,

\[ \omega_r = \frac{1}{\sqrt{\text{Cr}}} \quad \text{and} \quad i = \sqrt{-1}. \]

\[ i = i_l = i_c \quad (5) \]

\[ Xl = -Xc \quad (6) \]

\[ Z = Xl + Xc \quad (7) \]

Where,

\[ Z = j\omega l + \frac{1}{j\omega c} \quad (8) \]

So,

\[ \omega_r = \frac{1}{\sqrt{L_r C_r}} \quad (9) \]

The supply voltage \( V_2 \) is

\[ V_2 = \frac{1}{C_r} \int_{t_0}^{t} i(t) \, dt + L_r \frac{di(t)}{dt} + V_p \quad (3) \]
Inverter, Series Resonant circuit, Isolation Transformer, Diode Rectifier, Capacitive Filter, Load Resistance.

Figure 3. Phase shift PWM control wave form.

II. Steady-state analysis

PWM method can be opted for the analysis of the ZCS-SR inverter, as the switches (S1, S2, S3, and S4) utilized in the inverter are driven in a diagonal fashion, output voltage can only be provided to the load unit during ON time consideration of the switches; which corresponds to a specific duty cycle when operated at fixed frequency. Ideally the full bridge inverter operates at 50% duty cycles but practically depends on the application required [18].

Figure 2. shows the complete circuit with its six fractions and simulated waveforms of the inductor current and capacitive voltage can be analyzed form Figure 4. As the Period analyzed is (t0-T5) displaying the device voltage and current.

Figure 4. Steady-state waveforms of the system design for resonant inductance and capacitance, current and voltage, respectively.

Considering Figure 4. The cycle from 25μsecs to 48μsecs (t0-t5) and breaking into intervals to form modes of operation as:

A. Mode I

As shown in Figure 5. Mode I extends from (t0-t1), during the positive cycle of operation, the switches S1-S2 are switched ON, allowing a path to the input voltage to travel at the output through the LC tank circuit. Approximately, half-sinusoidal current flows through the switches S1-S2, these switches instantaneously turn OFF at the time (t1).

B. Mode II

As shown in Figure 6. Mode II operates from (t1-t2), energy stored in the tank during Mode I travels back to the DC source and power is supplied to the load from time (t1-t2). Bidirectional energy flow; cannot occur because diodes D1-D4 connected in anti-parallel and so can only allow unidirectional energy transfer, switches S1 and S4 remain OFF under ZCS condition. In all; the resonant current flows in the reverse direction.

C. Mode III

As shown in Figure 7. from time (t2-t3) Mode III, as from (t2-t3) discontinuity sustains which is shown in Figure 4 to present DCM operation. In this mode DC source supplies power to the load resistance. During the negative half cycle S2 and S3 turn ON at ZCS.

D. Mode IV

As shown in Figure 8. finally from (t4-t5), works in similar fashion to Mode II for the negative cycle of operation. Energy stored during Mode III in the resonant circuit now flows in the reverse direction. Diodes D2-D3 connected anti-parallel to the switches S2 and S3 obstruct the reverse flow of current turning OFF switches S2 and S3 under ZCS.
Finally for smooth and ripple free Dc voltage at the output the high frequency Ac voltage which can be estimated from the turn’s ratio; is rectified and filtered with a low-pass filter.

3. SIMULATION RESULTS AND EVALUATION

In order to confirm that the proposed zero current switching (ZCS) - series resonant (SR) inverter fed high voltage DC-DC converters can be practically implemented, simulation verification was performed to verify the results by using Pspice software. The details of the proposed simulation system are as follow: Input voltage, \( V_{DC} = 100 \text{ V dc} \), Resonant capacitance, \( C_r = 200\text{nF} \), resonant inductance, \( L_r = 10\mu\text{F} \), Switching frequency, \( f_s = 40 \text{ kHz} \), Resonant frequency, \( f_r = 112 \text{ kHz} \), Load resistance, \( R_o = 100 \text{ kΩ}, 500 \text{ kΩ} & 1\text{MΩ} \). The turn’s ratio of high voltage transformer is 300. The proposed circuit was simulated for wide range of output voltage and load settings. With 200nF capacitance of the resonant tank circuit and corresponding resonant frequency 112 kHz, the converter would operate in discontinuous conduction mode up to switching frequency of 40 kHz. The output load resistance for this case is varied to 100kΩ, 500kΩ and 1MΩ.

Now for load resistance \( R_o=100\text{kΩ} \) It can be seen from the Figure.9, that the output voltage of the converter is approximately 15 kV and peak resonant current is 125 A. The output power of high voltage dc–dc converter is approximately 2.1 kW. Furthermore, the current through inverter remains zero for a small duration after every resonant period, thus resonant inverter is operating in discontinuous conduction mode, so the switching loss is minimized.

The simulated waveforms in Figure.10, show the output voltage of converter approximately 65 kV and peak inverter current 125A and current though the inverter is discontinuous. The output power of converter in this case is 9 kW where the load resistance value was varied to 500kΩ.

If the load resistance is again varied to 1MΩ the obtained waveforms of output voltage and inverter current, show in Figure.11, that output voltage of converter for this case is approximately 110 kV, peak inductor current is 125 A and output power is 12.70W. This proves that the converter is able to control its output voltage over wide range.
4. PRACTICAL IMPLEMENTATION

Figure.12. Practical model of the ZCS-SR Dc-Dc converter.

Figure.13. Root Locus of the proposed model.

5. CONCLUSION

The analysis of the Zero Current Switch (ZCS) - series resonant (SR) inverter fed, high voltage DC-DC converter through theoretical and practical measures has been presented, and results have been presented to evaluate the performance of the converter with practical implementation of the design. The analysis affirms a design with increased efficiency, better power density and switching effectiveness, as shown using Pspice simulation software. These results show that the proposed converter can be used for high power applications which give constant dc output voltage with fewer losses, but confronts limitations as the formal efficiency required is not yet achieved, as it becomes almost virtually uncontrollable at light loads, the voltage and current spikes produced and most of all the slow rise time which sum up to provide resistivity against an efficient performance. The design can be improved by adding a parallel tank circuit in series with the design presented in this paper, which would ensure eradication of the voltage spikes and the slow rise time. Thus, resulting into a further efficient system; implementable for light loads.

ACKNOWLEDGEMENTS

The authors acknowledge the Mehran university of Engineering & Technology, Jamshoro, Pakistan, for providing laboratory and research facilities.

REFERENCES


