

Information Technology & Electrical Engineering

©2012-17 International Journal of Information Technology and Electrical Engineering

Design and Analysis of AWG and Re-Circulating Buffer based Optical Packet Switch

¹ Bharat Mishra, ²Anjaney Nigam, ²Prabhat Patel

 ¹ Department of Information Technology in Mahatma Gandhi Chitrakoot Gramodaya University Chitrakoot Satna, Madhya Pradesh, India
 ² Department of Electronics and Telecommunication, Jabalpur Engineering College, Jabalpur, Madhya Pradesh, India
 E-mail: ¹ <u>bharat.mgcgv@gmail.com</u>, ² <u>anjaneyknp@gmail.com</u>, ³ <u>ppatel@jecjabalpur.ac.in</u>

ABSTRACT

Optical switches are essential not only in optical packet networks but also in data centers. This paper, discusses a optical packet switch design. The switch design considered in the paper is re-circulating in nature. The re-circulating nature is achieved with a few components in compare to earlier switches design published in past. This paper presents a mathematical framework, to obtain number of re-circulation count of the packet inside the buffer. Thus required amount of power for correct operation of switch is lesser in comparison to earlier designs.

Keywords: AWG, TWC, re-circulating buffer

1. INTRODUCTION

Optical communication offers very high speed data transfer, over a long distance with very little distortion. Over the past few years optical communication is an integral part of backbone optical networks. In recent past use of optics in data centers (DC) is investigated and it has been found that optical Top of Rack (TOR) switches will be integral part of the DC. However, the required number of switches in DC is some hundreds or thousands in comparison to tens of switches in optical networks. Therefore, the design of optical switches is very important, and switch with low loss, less energy hungry, lesser crosstalk is desirable. In view of these parameters Arrayed Waveguide Gratings (AWGs) based optical switches has emerged and many optical switch designs are proposed. First notable AWG based design was proposed Srivastva et al., where routing pattern of AWG was used very efficiently along with very simple buffer design for the storage of contending packets. As in FDL buffer storage duration is limited, use of electronic buffer based design is proposed in [1]. However, extra cost in terms of O/E and E/O is to be paid. Recently, buffer less AWG based design is proposed, where automatic re-transmission of blocked/dropped packets is proposed. However, due to buffer less design numbers of dropped packets are very large, thus in turn more re-transmission of contending packets. Other AWG based notable projects are LIONS [2], IRIS [1], PROTEUS [3] and Petabit [4] etc.. However, when Quality of Services (QoS) are included in arriving data like priority then low priority packets may stay in the buffer for longer duration. Therefore, re-circulating buffer is essential for longer duration storage. In past, various recirculating buffer type optical switch designs are proposed, where buffering capacity of eight is easily achieved with required power in milii-watts. This paper explores the recently proposed switch design in terms of power requirements which is required for longer duration storage.

2. RELATED WORKS

This section discusses some recently published optical packet switched architectures with their pros and cons.

A. Re-circulating loop buffer type broadcast and select switch

The first notable re-circulating type buffer design was proposed by Bendali [5]. The architecture proposed by R. Srivastava is similar to the architecture proposed by Bendali, but with lots of advantages [6-8]. The architecture consists of N Tunable Wavelength Convertor s one at the input, a recirculating loop buffer is used for storing the contending packets and N fixed filters one at each output. In the design further modification were suggested to further reduce the physical loss of the switch by replacing splitter and tunable filter (TF) combinations with AWG demux and fixed filters (FF).



Fig. 1: Re-circulating loop buffer type broadcast and select switch

In both architectures (R. Srivastava 2003 and Bendelli 1995), incoming packets used WDM technology to share common piece of fiber. The size of the buffer (buffer wavelengths) depends on the packet loss probability, desired traffic throughput and various component parameters. Packets are transferred in the buffer by tuning their wavelengths appropriately which are passed by buffer demux and blocked



information Technology & Electrical Engineering

©2012-17 International Journal of Information Technology and Electrical Engineering

by output demux. Thus packets keep on circulating till contention resolve. For reading out of the packet from the buffer, the corresponding TWC will tune the wavelength of the packet such that it is passed by output demux and received by particular filter only. It is noticeable that the buffer and output demux wavelengths are disjoint.

The placement of the TWC inside the buffer can reduce the packet loss probability [9]. Because the implication of the TWC inside the buffer can also resolve contention in the wavelength domain as well as simultaneous read/write operation is possible in single time slot. The packets to be buffered are converted to the free wavelengths available in the buffer; if memory is full (all the wavelengths have already been allocated) then packet cannot be stored and considered as lost.

B. TFBGs Based Optical Switch (TFBGOS)

In the above design, physical losses occurred in the buffer is huge, thus storage lime is limited or in other words the number of allowed re-circulation is very limited even a power level of mili-watts [10].



Fig. 2: Design of TFBG based Switch

In nut-shell the major problems of the loop buffer based architectures are,

1) Large physical loss

2) Separate control is required for each packet, therefore Demux/Mux, SOAs/TWCs are required in the buffer.

3) Scaling in-efficient

4) Circulation limits

5) More numbers of required components.

In this architecture Demux and combiners (lossy device) are not required. This simplification reduces the physical loss of the switch. Therefore, circulation limit is relaxed, and full buffer capacity can be utilized effectively. Apart from this, for the controlling of packets inside the buffer, no separations are required.

The architecture is designed for equal length packets, and these packets are assumed to be aligned in timing, when they arrive at the switch input. This synchronization is necessary for the correct switch operation, and can be achieved using the techniques defined in the literature [11]. The synchronization between TFBG and TF can be achieved by output synchronization scheme. Thus synchronization is assumed at both input and output of the switch. In the loop buffer, automatic gain control (AGC) scheme is also assumed, which keeps the gain of the EDFA constant irrespective of the numbers of channels passing through it [12].

In both these designs, buffer is re-circulating in nature, but due to the large numbers of required devices power ITEE, 6 (3) pp. 1-4, JUN 2016

required for correct operations of the switch is in mili and sub mili watts region.

3. ARCHITECTURE DESCRIPTIONS

The figure 3, shows an AWG based optical packet switch architecture proposed by H. Rastegarfar [13]. This architecture is single wavelength re-circulating architecture which uses fiber delay lines of unit slot for storing the contended packets. In this design when situation of contention among packets arise then packets are forwarded towards re-circulating ports (1 to 8, refer Figure 1) and when contention among packets resolve, packets can be read out from the buffer by tuning their wavelengths and dispatching them towards the appropriate output ports.



Fig.3: Layout of AWG based switch A1 (H. Rastegarfar)

This architecture is the modified version of the architecture presented in [14], with the difference that in this design buffer is re-circulating in nature. Such type of buffers are required when QoS parameters like priority is set for the packets. In case of prioritized traffic, high priority packets given preference over lower priority packets, thus a situation may arise when low priority packets may remain in the buffer for longer duration.

The FDLs are of unit slot durations. The loss suffered by the packet inside the buffer is due to AWG, TF and TWC is compensated by SOAs placed in each FDL. However, the physical loss of the device is lesser in comparison to earlier re-circulating type design as the required numbers of components are very lesser in number.

4. ANALYSIS OF THE SWITCH



©2012-17 International Journal of Information Technology and Electrical Engineering

This section presents the analysis of the switch in terms of power and noises and bit error rate (BER).

A. Power and Noise Analysis Power received at the output of the switch is

$$P_{out} = bP_{in}L_{in} + n_{sp}(G_2 - 1)h\nu B_o \sum_{i=1}^{K} (L_b G_2)^i + (G_2 - 1)h\nu B_o L_{out} G_2$$
(1)

Where,

 $L_{in} = L_{TWC} L_{AWG}$ (2)

$$L_b = L_{TWC} L_{AWG} L_{SOA} L_{TF} \tag{3}$$

(4) $L_{out} = L_{TWC} L_{TF} L_{SOA}$ (5)

b=0,1 for bit '0' and '1' respectively

The description of the parameters used in various eqn. is described in Table 1.

Loss of the loop and output unit is fully compensated by the gain of SOA, i.e., $L_{h}G_{2} = 1$ and

$$L_{out}G_{2} = 1 \text{ then}$$

$$P_{out} = P_{in}L_{in} + n_{sp}(G_{2} - 1)h\nu B_{o}(K + 1) \quad (6)$$

Due to square law detection by the photo detector in the receiver, various noise components are generated. These noise components are shot noise, ASE-ASE beat noise, sig-ASE beat noise, shot-ASE beat noise and thermal noise variances

are denoted by σ_s^2 , σ_{sp-sp}^2 , σ_{sig-sp}^2 , σ_{s-sp}^2 , σ_{th}^2 respectively [13]. For bit b the different noise components in the receiver are:

$$\sigma_s^2 = 2qRPB_e$$

$$\sigma_{sp-sp}^2 = 2R^2 P_{sp} (2B_o - B_e) \frac{B_e}{B_0^2}$$

$$\sigma_{sig-sp}^2 = 4R^2 P \frac{P_{sp}B_e}{B_0}$$

$$\sigma_{s-sp}^2 = 2qRP_{sp}B_e$$

$$\sigma_{th}^2 = \frac{4K_BTB_e}{R_L}$$
(7)

The total noise variance for bit *b* is

$$\sigma^{2}(b) = \sigma_{s}^{2} + \sigma_{sp-sp}^{2} + \sigma_{sp-sig}^{2} + \sigma_{s-sp}^{2} + \sigma_{th}^{2}$$

$$(8)$$

$$BER = Q\left(\frac{I(1) - I(0)}{\sigma(1) + \sigma(0)}\right)$$
(9)

$$Q(z) = \frac{1}{\sqrt{2\pi}} \int_{0}^{\infty} e^{-\frac{z^{2}}{2}} dz$$
(10)

Where I(1) = RP(1) and I(0) = RP(0) are photocurrent sampled by receiver during bit 1 and bit 0 respectively, and R is responsivity of the receiver.

ITEE, 6 (3) pp. 1-4, JUN 2016

B. Calculation

Using the above formulation and the values of the parameters as given in Table 1, the results obtained in terms of maximum number of allowed re-circulations at different power levels for fixed BER $\leq 10^{-9}$ is presented in Table 2. In the simulation a 16×16 AWG switch is considered, the ports 1 to 8 are used as actual inputs and outputs, while other ports 9-16 are used for buffer creation. To utilize full buffer capacity of 8, 2µW power is required, which is very lesser in comparison to earlier proposed designs [8]

Table 1. List of Parameters and their Value. [15]

Parameters	Value
Size of the switch	4
Population inversion factor	1.2
Speed of light	$3 \times 10^8 m / s$
Refractive index of fiber	1.55
Responsivity	1.28 A/W
Electronic charge	$1.6 \times 10^{-19} C$
Electrical bandwidth	10GHz
Optical bandwidth	20GHz
TWC insertion loss	2.0 dB
Loss of TF	2.0 dB
Loss of the fiber loop	0.2 dB/km
Loss of each FBG	1.0 dB
Loss of Circulator	1.0 dB

Table 2. Power vs. Allowed Re-circulations

Power (µW)	Allowed Re-circulations (BER≤10 ⁻⁹)
1	4
2	8
3	12
4	17
5	21
6	25
7	29
8	34
9	38
10	42

4. COMPARSION WITH RE-CIRCULATING TYPE BUFFER DESIGN

Table 3: Comparison of switch design

Reference	Power level
[15]	3 mW
[19]	100 µW
Proposed	2 μW

To fully utilize the buffer capacity a relatively very small power of 2 µW is requited which is very lesser in comparison to earlier designs.



5. CONCLUSIONS

Photonic packet switches can fulfill the demand for higher bandwidth. To increase throughput, switch architecture must utilize the buffer capacity fully. This has been found that switch can operate lower power level of micro-watts as compared to earlier design where power levels are in milliwatts.

REFERENCES

- [1] Y. Yin, Roberto Proietti, Xiaohui Ye, Christopher J. Nitta, Runxiang Yu, Ke Wen, VenkateshAkella, and S. J. B. Yoo, "LIONS: An AWGR-based Low-latency Optical Switch for High Performance Computing and Data Centers," Journal of Selected Topics in Quantum Electronics, p. 1, 2012.
- [2] J. Gripp, J. E. Simsarian, J. D. LeGrange, P. Bernasconi, and D. T. Neilson, "Photonic Terabit Routers: The IRIS Project," presented at the Optical Fiber Communication Conference, San Diego, 2010..
- [3] A. Singla, A. Singh, K. Ramachandran, L. Xu, and Y. Zhang, "Proteus: a topology malleable data center network," in Proc. Ninth ACM SIGCOMM Workshop on Hot Topics in Networks, 2010, pp. 8:1-8:6.
- [4] K. Xia, Y.-H. Kaob, M. Yangb, and H. J. Chao, "Petabit Optical Switch for Data Center Networks," Technical report, Polytechnic Institute of NYU, 2010.
- [5] G. Bendelli, et.al., "Photonic ATM switch based on multiwavelength fiber loop buffer," OFC'95, vol.8, pp.141-142, Feb.1995.
- [6] N. Verma, R. Srivastava, and Y. N. Singh, "Novel design modification proposal for all optical fiber loop buffer switch,", *Proc. photonics. Conf*, p-181, 2002.
- [7] R. Srivastava, R. K. Singh, and Y. N. Singh, "WDMbased optical packet switch architectures," *J. of Optical Networking*, vol.7, no.1 pp. 94-105, Jan. 2008.
- [8] R. Srivastava, R. K. Singh and Y. N. Singh, "Regenerator based optical loop memory," In *Proceedings IEEE TENCON Region 10 Conference*, Taiwan, ROC, 2007, paper no.WeOE-O2.3.
- [9] S. L. Danielsen, B. Mikkelsen, C. Joergencen, T. Durhuus and K. Stubkjaer, "WDM packet switch architectures and analysis of the influence of tunable wavelength converters on the performance," *J. of Lightw. Technol.*, vol. 15, no.2, pp.219-227, Feb. 1997.
- [10] R. Srivastava, R. K. Singh And Y. N. Singh, "Optical packet switch based on Tunable Fiber Bragg Grating," In *Proceedings IEEE TENCON Region 10 Conference*, Taiwan, ROC, 2007, paper no.WeOE-O2.3.

- ©2012-17 International Journal of Information Technology and Electrical Engineering [11] M. Naik and Y. N. Singh, "Simulation of Fiber Loop Buffer Memory of All-Optical Packet Switch,", *Proc. NCC Conf.*, pp. 50-54, 2002.
 - [12] Y. Chai, L. Wang and F. Choa, "Signal stabilization of WDM loop memory with gain clamped EDFA" in *Proc. LEOS IEEE annual meeting*, paper MB3, 21-22, 1999.
 - [13] Rastegarfar, H.; Leon-Garcia, A.; LaRochelle, S.; and Rusch, L. A.(2013). Cross-layer performance analysis of recirculation buffers for optical data centers. *IEEE Journal of Lightwave Technology*, 31(3),432-445.
 - [14] Rajiv Srivastava and Y. N. Singh, Feedback Fiber Delay Lines and AWG Based Optical Packet Switch Architecture, *Journal of Optical Switching and Networking*, Vol. 7, No. 2, pp.75-84,2010.
 - [15] R. Srivastava, R. K. Singh, and Y. N. Singh, Design Analysis of Optical Loop Memory. *IEEE Journal of Lightwave Technology*, Vol. 27, No. 21, pp. 4821-4831,2009.

AUTHOR PROFILES

Dr. Bharat Mishra Dr. Bharat Mishra is an Associate Professor in Department of Information Technology in Mahatma Gandhi Chitrakoot Gramodaya University Chitrakoot satna (M.P.). He is having 25 year experience.

Mr. Anjaney Nigam Nigam is a Ph.D. research scholar in Mahatma Gandhi Chitrakoot Gramodaya University (MGCGU) Chitrakoot Satna(M.P.). He has six year teaching as an Assistant Professor in department of Electronics and Communication Engineering in Maharana Pratap Engineering college Kanpur. His main Area of interest is Optical Fiber Communication Technology and Microprocessors.

Dr. Prabhat Patel is an Associate Professor in Department of Electronics and Telecommunication, Jabalpur Engineering College, Jabalpur, Madhya Pradesh, India. He received Bachlor of Engineering degree in 1994 from Awadhesh Pratap Singh University, Rewa. He received his M. Tech.: 2001 (Communication Systems) from IIT, Kanpur and PhD: 2011 (Wireless Communication) from IIT, Kanpur. Currently he is also working as Reviewer of IEEE conference papers, and also the member of IEEE.