A Wide Tuning Range Self-Switched Biasing VCO in 0.18µm CMOS Technology

R. C. Gurjar and D. K. Mishra

1Department of Electronics & Instrumentation Engineering, SGSITS, Indore
2Department of Electronics & Instrumentation Engineering, SGSITS, Indore
E-mail: 1rcgurjar94@gmail.com, 2dmishra@sgsits.ac.in

ABSTRACT

A novel self-biased LC Voltage Controlled Oscillator is presented in this paper. Proposed self-biasing provides improvement in phase noise. An IMOS varactor for tuning the operational frequency is employed in the proposed design. The simulation result shows that proposed VCO achieves a frequency tuning range (FTR) of 25% and a phase noise of -120 dBc/Hz at 1 MHz offset frequency from carrier. The VCO consumes 3.118 mA from 1.8 supply voltage.

Keywords: CMOS, IMOS, LC Voltage Controlled Oscillator, Low Phase Noise, Tuning Range

1. INTRODUCTION

With the explosive growth in today’s communication system, a demand for high performance VCO (Voltage Controlled Oscillator) is desirable for radio-frequency integrated circuit (RFIC). The VCO which is used for the down-conversion and up-conversion of RF signals is an important block of transceiver. Due to poor phase noise performance, ring oscillator are rarely used in RF systems. So LC-VCOs are preferred than ring oscillators. A VCO is an oscillator whose frequency (shown in figure 1) can be modified using an external control voltage. It is important the way the frequency of the VCO varies when control voltage changes. A voltage controlled oscillator is a circuit whose output frequency is a liner function of its tuning.

\[ \omega_{\text{out}} = \omega_0 + K_{\text{VCO}} V_{\text{cont}} \]  

Where \( K_{\text{VCO}} \) is VCO gain, \( V_{\text{cont}} \) is control voltage, \( \omega_{\text{out}} \) is the output frequency, \( \omega_0 \) is the frequency of the output signal when \( V_{\text{cont}} \) is zero and \( \omega_1, \omega_2 \) shown in figure 1 are the frequencies between which tuning can be achieved. However practically the tuning characteristics of the VCO are nonlinear and hence the VCO gain is not constant. The performance evaluation of the VCO may differ based on applications and the mode of operation. Tuning range decides the output frequencies which can be generated linearly. Output spectrum is very important and must be noiseless. As the output signal purity is the main concern of the designer, the amplitude and noise contained in the output are the major parameters which decide its quality. Phase noise prediction and low noise design is the most important part of the VCO design. Like in any other design, power consumption is a very important concern of VCO. Implementation of VCO in different technologies and topologies for different applications continue to challenge designers. VCO may be realized with many configurations according to the applications and performance requirements.

Figure 1: Ideal VCO Characteristics

In Several different cross-coupled LC VCO topologies have been proposed. Complementary cross coupled topology shown in fig.2 (a) is popular due to its ability to reduce flicker noise [1]. Negative resistance is required to cancel out parasitic resistance of LC tank.

\[ R_{\text{neg}} = \frac{1}{g_{m2} + g_{m1}} \leq R_{\text{eq}} \]  

Double cross coupled differential provides sufficient negative resistance to cancel out losses in the LC resonator. The LC VCO proposed (shown in fig. 2.b) in this paper is a type of cross –coupled which consists of PMOS and NMOS transistors. For a symmetrical VCO W/L ratio of PMOS transistor is chosen 2.5 times that of NMOS. Channel lengths of transistors are chosen minimum to lower parasitic capacitance and achieve the maximum transconductance.

The inductor of value 5nH in proposed design is taken from 0.18µm design kit. By varying the number of turns and diameter of metal structure, inductor value can be changed.
Selecting the inductor from design kit provides an excellent model because it has been tested and developed by the vendor.

The next important parameter in designing VCO is its phase noise. Phase noise can be reduced in several ways [1]-[2]. Phase noise generation mechanism for VCOs has been thoroughly analyzed in [13, 15] To model the phase noise, Lesson’s (3) is used.

\[ L(\Delta\omega) = 10 \log \left[ \frac{2FRT}{P_{sig}} \left( 1 + \left( \frac{\omega_o}{2\Delta\omega} \right)^2 \right) \left( 1 + \frac{\Delta\omega_1/\omega_f}{|\Delta\omega|} \right) \right] \]  

Where \( \Delta\omega \) is frequency offset from output frequency in Hz, \( L(\Delta\omega) \) = Phase Noise in dBc/Hz, \( \omega_o \) is output frequency in Hz, \( \Delta\omega_1/\omega_f \) is the flicker noise corner frequency in Hz, Q is loaded quality factor of LC resonator, K is Boltzmann’s constant, F is noise factor, T is temperature in Kelvin, \( P_{sig} \) is the oscillator output power. One way to reduce the phase noise involves remove the bias circuitry completely from the VCO circuit [8]. By removing the tail current generator, now 1/f noise of the oscillator can originate from the flicker noise of the MOS Transistor Switches. To reduce the flicker (1/f) noise contributed by MOS switches, device area can be increased as (4) shows

\[ \frac{V_{gs}}{V_{th,1/f}} \propto \frac{K}{W/L} \]  

The value of K for PMOS is 50 times lower then NMOS, so for designing the varactor in the proposed VCO, PMOS transistors have been used.

The Close-in phase noise of VCO is mainly determined by the flicker noise of the tail transistor. As the size of transistor in newer CMOS process tend to have lower value, so flicker noise will increase. In this paper, self-switched biasing technology is used to reduce the flicker noise from tail biased transistors. Switching of a tail transistor from inversion to accumulation by applying a sine waveform will help in lowering the flicker noise [11]. The switched biased technique has been confirmed by many published papers [8]-[13]. VCOs can use their own oscillation waveform for the switching of the tail transistor [10]. In the proposed design, it is difficult to cycle the tail transistor M5 from strong inversion to accumulation. So it is cycled from strong inversion to weak inversion.

As shown the simulated waveform in fig. 3, the high level of \( V_{gs} \) (Shown in fig.3.a) is larger than the threshold voltage \( (V_{th} = 0.307) \) of M5, it will work in strong inversion. When low level of \( V_{gs} \) is lesser than the threshold voltage of...
3. MOS VARACTOR

MOS varactors are variable capacitors established by the MOS structures. The inductor L and varactor C along with parasitic capacitance generates an approximate oscillation frequency \( f \):

\[
f = \frac{1}{2\pi \sqrt{L_{\text{tank}} (C_V + C_p)}}
\]

(5)

Where \( C_V \) is the varactor capacitance and \( C_p \) is the equivalent parasitic capacitance associated with the input/output buffer, interconnect wires and device capacitance.

The tuning range depends on the ratio of Maximum capacitance (\( C_{\text{max}} \)) and minimum capacitance (\( C_{\text{min}} \)) of the Varactor. For varactor based oscillator \( C_{\text{max}}/C_{\text{min}} \) becomes small because of the parasitic capacitance which is having a fixed value. So in the proposed topology, additional fixed capacitor is not used. Design of varactor and simulated capacitance-tuning voltage characteristics of a single MOS transistor are shown in fig. 4(a&b).

The source and drain are connected as one terminal of the varactor and gate as other. Body terminal of MOS is connected to supply voltage. Because the bulk is connected higher or equal potential with that of gate, this structure works in inversion mode and referred as IMOS varactor. In the proposed varactor, two MOS varactor in series is parallel to other two varactor which are in series connection. This varactor in parallel with inductor constitute the tank circuits. As the gate node of varactor is having a signal swing, the instantaneous value of capacitance changes throughout the signal period. Large signal analysis of MOS varactor is reported in \([3],[14]\]. If the output oscillator output voltage is sinusoidal at resonant frequency \( f_0 \), then the average capacitance can be expressed as \([14]\)

\[
C_{\text{AVG}} = \frac{\text{rms}(i)}{\text{rms}(\frac{\text{v}}{\text{dc}})} f_0
\]

(6)

Where \( \text{rms}(i) \) is the root mean square value of current of period signal of oscillator and \( v(t) \) is the time varying voltage of the oscillator.

4. SIMULATION RESULTS

We have designed the proposed VCO in UMC 0.18µ CMOS technology and used cadence spectre simulator. The circuit generates the stable periodic output as plotted in fig. 5. IMOS varactor has been designed and Capacitance – Tuning Voltage characteristics of a single MOS is shown in fig. 4(b). To see the actual impact of the MOS- varactors on the output frequency, the 4 IMOS varactors from fig. 4(a) were connected parallel and implemented in the LC-tank VCO. Frequency tuning curve of the LC-VCO with an inversion-mode varactor is shown in fig. 6. The oscillation frequency ranges over 2.0-2.5 GHz as the tuning voltage of the varactor is changed from 0.5 to 2.5V. A Comparison between this work and state of the art oscillators is shown in Table II.
5. CONCLUSION

VCO is most important building block of RF transceivers since their performance affects the overall transceiver performance. Varactors are the tuning component of the LC VCOs and play an important role in deciding the tuning range of VCO. A wide tuning range LC VCO with self-switched biasing is reported. The VCO operates from 2.0 to 2.5 GHz with 25% tuning range and provides a good phase noise of -120 dBc/Hz at 1 MHz offset. The performance outcomes validate the effectiveness of the topologies and methodologies used in the design.

ACKNOWLEDGEMENTS

The authors wish to thank the Ministry of Information and Communication Technology for the facilities provided in the laboratory of the Electronics & Instrumentation Engineering Department of SGSITS Indore under the SMDP-C2SD VLSI project.

REFERENCES


AUTHORS PROFILES

Mr. R.C. Gurjar is currently working as an assistant professor in the Electronics & Instrumentation Engineering Department of Shri Govindram Seksaria Institute of Technology and Science Indore, M.P., INDIA since 2007. Mr. Gurjar received his Master of Engineering from Shri Govindram Seksaria Institute of Technology and Science Indore. He is currently pursuing his Ph.D. and his research areas are RFIC Design, Embedded System Design.

Dr. D.K. Mishra is currently working as a professor in Electronics & Instrumentation Engineering Department of Shri Govindram Seksaria Institute of Technology and Science Indore since 1998. Dr. Mishra received his Ph.D. and PG from SGSITS Indore. His research areas are RFIC Design and design of ADC/DACs.