# ©2012-20 International Journal of Information Technology and Electrical Engineering <br> Low Power Fin Field Effect Transistor Based Combinational Circuits Design Using Gate Diffusion Input Method 

${ }^{1}$ Thamizhpriya Muthamizhselvan and ${ }^{2}$ Krithiga Sukumaran<br>${ }^{1}$ PG Scholar- Applied Electronics, Thanthai Periyar Government Institute of Technology-Vellore, T. N-India<br>${ }^{2}$ Assistant Professor, Department of ECE, Thanthai Periyar Government Institute of Technology-Vellore, T. N-India<br>E-mail: ${ }^{1}$ mthamizhpriyaece@gmail.com, ${ }^{2}$ krithiga.sri@gmail.com


#### Abstract

The electronic market is growing very rapidly because most of the devices are compact, innovative, efficient and consumes less power. Because of superiority in the semiconductor technology, integration of the whole electronics system on a single chip is in effect. The conventional CMOS has a Short Channel Effect. In order to reduce the Short Channel Effect, FinFET (Fin Field Effect Transistor) is used. It is the new emerging transistor that can work in the nanometer range to overcome these Short Channel Effects. Gate Diffusion Input (GDI) is used to reduce the power consumption of digital circuits. FinFET based digital circuits such as Full Adder, Full Subtractor, 2:1 MUX and 4:1 MUX are designed by using GDI technique. The Short Gate (SG) mode is used here. The technology used is 20 nm at HSPICE software.


Keywords: FinFET, Full Adder, Full Subtractor, GDI, MUX, Short Channel Effect.

## 1. INTRODUCTION

Due to the development of technology, it has become essential to have a chip that requires minimum power, less power delay with efficient output. The improved digital circuits are designed in terms of less number of transistors, delay, average power, power delay product. The GDI (gate diffusion input) technique using FinFET has its own advantages. The full adder, full subtractor and MUX are the basic blocks of an FPGA and ALU unit. Hence it is designed with less number of transistors and less delay compare with the conventional combinational circuits.

Moore's Law refers to Moore's perception that the number of transistors on a microchip twice every two years, though the cost of a computer is reduced by $50 \%$. Due to the increase in complexity on a chip the area and power consumption of the chip get increases. As power consumption increases, the temperature on the device increases, which further changes the characteristics of the device. FinFET technology provides the high drive current for a given transistor footprint, resulting in high speed, low leakage current, and low power consumption. The GDI method [1] allows reducing power consumption, propagation delay, and area of the digital circuit.

FinFET is a Fin Field Effect Transistor device structure. A FinFET is fabricated in a silicon layer overlying an insulating layer, and the device, prolong from an insulating layer as a fin. To provide enhanced drive current and effectively control short channel effects. Double gates are provided over the sides of the channel in FinFET.

FinFET is able to configure the back gate to grant greater speed and greater leakage control gives the goal for the designers to use FinFET to have a low power delay product.


Fig. 1 Double gate FinFET

### 1.1 MODES OF OPERATION

There are 4 types of operation modes in FinFET [2]. They are,

- $\quad$ Short gate (SG) mode
- Independent gate (IG) mode
- Low power (LP) mode
- IG/LP mode.


### 1.1.1 The Short-gate (SG) mode

In this mode of operation, both p-type FinFET and ntype FinFET are connected together. Fig. 2 shows a NAND gate using the shorted gate mode. This configuration is best suited for high-performance applications.
Advantages

- Fastest under all load conditions


### 1.1.2 The Independent gate (IG) mode

In this mode of operation, the two gates are electrically independent and provide two different active modes of operation with significantly different current characteristics determined by the bias conditions, the NAND gate schematic in IG mode shown in Fig.3.
Advantages

- Very low leakage
- Low switched capacitance


### 1.1.3 The Low power (LP) mode



Fig. 5 Hybrid (LP/IG) mode

In this mode of operation, the back gate is tied to reverse bias voltage to reduce leakage power, the NAND gate in LP mode is shown in Fig.4.
Advantages

- Low area and switched capacitance.


### 1.1.4 The hybrid (IG/LP) mode

This mode is a combination of LP and IG modes, NAND gate schematic for hybrid mode is shown in Fig.5. Advantages

- Low leakage
- Low Area and switched capacitance

For example, the NAND gate schematic diagram for all 4 different modes is given below.


Fig. 2 SG mode NAND gate


Fig. 3 IG mode NAND gate


Fig. 4 LP mode NAND gate

In this section brief discussion on a Short Gate (SG) mode to design a digital circuit in FinFET is done. As it provides faster operation and works under all load conditions.

### 1.2 GDI TECHNIQUE

The Gate Diffusion Input (GDI) is an approach of low power digital combinatorial circuit design. It will reduce power consumption, propagation delay, and area of digital circuits while maintaining the low complexity of the logic design.

The GDI cell has three inputs. G -common gate input of NMOS and PMOS, P-input to the Source or Drain of PMOS, and N -input to the Source or Drain of NMOS. Bulks of both NMOS and PMOS transistors are connected to the N or P . So it can be arbitrarily biased, and in contrast with a CMOS inverter.


Fig. 6 Basic GDI Cell
A GDI cell with four ports will be permitted as an alternate multi-functional device, which may promote six functions with quietly different combinations of input G, P and N .

## 2. WORKING OF FULL ADDER

A basic 1-bit Full Adder has three 1-bit inputs (A, B and C) and two 1-bit outputs (Sum and Carry). The output equations for the SUM and CARRY are given as follows:
$S U M=A$ XOR B XOR C
CARRY $=(A(A$ XNOR B $))+\left(C_{\text {in }}(A\right.$ XOR B $\left.)\right)=(B(A$
XNOR B) $)+\left(C_{\text {in }}(A\right.$ XOR B $\left.)\right)$
©2012-20 International Journal of Information Technology and Electrical Engineering


Fig. 7 Logic diagram for Full Adder

Table. 1 Truth Table for Full Adder

| INPUT |  |  | OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: |
| A | B | $C_{\text {in }}$ | SUM | CARRY |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

Sum and Carry are implemented through the conventional CMOS Full Adder using 28 transistors [3]. This consists of PMOS pull-up and NMOS pull-down network. The major drawback of conventional CMOS is that utilizes a large number of transistors and chip area.

### 2.1 PROPOSED DESIGN



Fig. 8 Proposed Full Adder circuit
This proposed GDI based, full adder circuit consists of only 6 transistors. When compared to the previously proposed 10T Full Adder [4], the number of transistors is reduced by 4. The proposed Full Adder circuit is designed by combining two XOR gates and one multiplexer. The inputs are $\mathrm{A}, \mathrm{B}, \mathrm{B} 1, \mathrm{C}$, and C 1 , here B 1 is the complement of B and C 1 is the complement of C . The outputs are the sum and carry. The output of the sum is carried by two XOR gates.

## $S U M=A$ XOR B XOR C

The output of CARRY is carried by $2: 1$ multiplexer as,
$C A R R Y=(\overline{A \oplus B}) A .(A \oplus B)$

## 3. WORKING OF FULL SUBTRACTOR

A Full Subtractor is a combinational circuit which performs a subtraction between three bits. A (minuend), B (subtrahend) and C (borrow in). DIFF (DIFFERENCE) and BORROW are the outputs of Full Subtractor.

$$
\begin{align*}
& D=A^{\prime} B^{\prime} B_{\text {in }}+A B^{\prime} B_{\text {in }}+A^{\prime} B B_{\text {in }}{ }^{\prime}+A B B_{\text {in }} \\
& B=A^{\prime} B_{\text {in }}+A{ }^{\prime} B+B B_{\text {in }} \tag{4}
\end{align*}
$$



Fig. 9 Logic diagram for Full Subtractor
Table. 2 Truth Table for Full Subtractor

| INPUT |  |  | OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: |
| A | B | $\mathrm{C}_{\text {in }}$ | DIFF | BORROW |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

Full Subtractor architecture is implemented using 40T CMOS transistors [5]. This structure consists of a PMOS pull-up and an NMOS pull-down network. It includes the use of a large number of transistors, increased chip area. As a result, the propagation delay is high.

### 3.1 PROPOSED DESIGN



Fig. 10 Proposed Full Subtractor

In the proposed GDI architecture only 6 transistors are used to realize the operation of Full Subtractor. Whereas 14 transistors are used in the conventional method [6]. The number of transistors reduced by 8 . The proposed Full Subtractor inputs are A, B, C, B1, and C1, where A1 is the complement of $\mathrm{A}, \mathrm{B} 1$ is the complement of B and C 1 is the complement of C. The outputs are DIFF and BORROW. $D I F F=A \oplus B \oplus C$
$B O R R O W=C \cdot \overline{(A \oplus B)}+\bar{A} \cdot B$
GDI approach permits the implementation of an extension of complicated logic functions using only two transistors. This method produces a design which is fast with low power dissipation by using less number of transistors.

## 4. WORKING OF 2:1 MUX AND 4:1 MUX

A Multiplexer (MUX) is a device that gives much input into only one output.
$\mathrm{Y}=(\mathrm{A} \cdot \bar{X})+(\mathrm{B} \cdot \mathrm{X})$


Fig. 11 Logic diagram of 2:1 MUX


Fig. 12 Logic diagram of 4:1 MUX
Table. 3 Truth Table for 2:1 MUX

| SELECTION <br> LINE (X) | DATA INPUT | DATA <br> OUTPUT |
| :---: | :---: | :---: |
| 0 | A | A |
| 1 | B | B |

Table. 4 Truth Table for 4:1 MUX

| SELECTION <br> LINE |  | DATA <br> INPUT | DATA <br> OUTPUT |
| :---: | :---: | :---: | :---: |
| S0 | S1 |  |  |
| 0 | 0 | D3 | D3 |
| 0 | 1 | D2 | D2 |
| 1 | 0 | D1 | D1 |
| 1 | 1 | D0 | D0 |

The conventional CMOS based 2:1 Multiplexer (MUX) is using 12T [7]. A 2:1 MUX is having only one Selection line X and Two data inputs are A and B. The output of $2: 1 \mathrm{MUX}$ is Y . Based on the selection line the corresponding data input is transferred to the output. If the selection line is ' 0 ' output is ' $A$ ', and the selection line is ' 1 ' output is ' $B$ '.

The conventional CMOS based 4:1 Multiplexer (MUX) is using 46T [14]. A 4:1 MUX is having two selection line S 0 and S 1 , and four data inputs D0, D1, D2 and D3. The output of $4: 1$ MUX is Y. Based on the selection line the particular data input only carried out.

### 4.1 PROPOSED DESIGN

This proposed GDI based 2:1 MUX circuit consists of the only 2 T when compared to the previously proposed 12 T 2:1 MUX [7]. The number of a transistor is reduced by 10. This circuit is having the inputs, namely $\mathrm{X}, \mathrm{A}$ and B . The output is Y .


Fig. 13 Proposed GDI method 2:1 MUX
This proposed GDI based 4:1 MUX circuit consists of the only 10T when compared to the previously proposed 46T 4:1 MUX [14]. The number of a transistor is reduced by 36 . This circuit is having the inputs, namely $\mathrm{S} 0, \mathrm{~S} 1, \mathrm{D} 0$, $\mathrm{D} 1, \mathrm{D} 2$ and D 3 . The output is OUT.


Fig. 14 Proposed GDI method 4:1 MUX
©2012-20 International Journal of Information Technology and Electrical Engineering

## 5. DIFFERENT PARAMETERS

### 5.1.1 Dynamic power

When the device is actively switching from one state to another is called Dynamic power. The dynamic power consists of switching power consumed while charging and discharging the loads on a device, and internal power consumed internally to the device while it is changing state.
$P_{D=}=C_{L} V^{2}{ }_{D D} f_{p}$

### 5.1.2 Static power

It is the power consumed proceedings there is no circuit activity. For example, the power consumed by a D flip-flop when neither the clock nor the D input has active inputs. And the power consumed while the inputs are active.
$P_{S}=I_{\text {leakage }} * V_{D D}$
Where $\mathrm{P}_{\mathrm{S}}=$ Static power
$\mathrm{I}_{\text {leakage }}=$ Leakage current

### 5.1.3 Delay

Delay in VLSI system is the time between the trigger (change any signal level) on any pin or net of interest and the change in signal level of the same or other pin or net.

The time during the transition, when the output switches from $10 \%$ to $90 \%$ of the maximum value are called Rise time. The time during the transition, when the output switches from $90 \%$ to $10 \%$ of the maximum value are called Fall time.
$\operatorname{Delay}(\tau)=T(r f)+T(f r) / 2$
Where $\mathrm{T}(\mathrm{rf})=$ time for rising to fall
$\mathrm{T}(\mathrm{fr})=$ time for falling to rise

### 5.1.4 Leakage power

Leakage Power is defined as an undesirable subthreshold current in the channel of a transistor when the transistor is turned off.
$\mathrm{P}=\mathrm{ACV}^{2} \mathrm{~F}_{\mathrm{CLK}}$
Where P is the power consumed,
A is the activity factor of the circuit that is switching,
C is the switched capacitance,
V is the supply voltage,
and F is the clock frequency


Fig. 15 Output Waveform for Proposed Full Adder

Fig. 15 Shows the Proposed Full Adder waveform. It consists of three inputs A, B, Cin. After adding these inputs the result will be carried out by SUM and CARRY. If the result without exists with CARRY, only SUM waveform part will be switched between ' 0 ' to ' 1 ' and ' 1 ' to ' 0 '. Else the SUM and CARRY waveform part will be switched between ' 0 ' to ' 1 ' and ' 1 ' to ' 0 '.


Fig. 16 Output Waveform for Proposed Full Subtractor
Fig. 16 Shows the Proposed Full Subtractor waveform. It consists of three inputs A, B, Cin. After subtracting these inputs the result will be carried out by DIFFERENCE (DIFF) and BORROW. If the inputs can be subtracted, only the DIFF waveform part will be switched between ' 0 ' and ' 1 '. Else the DIFF and BORROW waveform part will be switched between ' 0 ' to ' 1 ' and ' 1 ' to ' 0 '.
©2012-20 International Journal of Information Technology and Electrical Engineering


Fig. 17 Output Waveform for Proposed 2:1 MUX

Fig. 17 Shows the Proposed 2:1 MUX waveform. It consists of one selection line X, two data input A and B. Depending upon the selection line the corresponding data of A or B will be carried out by in the form of ' 0 ' or ' 1 ' through the OUT waveform part.


Fig. 18 Output Waveform for Proposed 4:1 MUX
Fig. 18 Shows the Proposed 4:1 MUX waveform. It consists of two selection line S0, S1 and data inputs are D3, D2, D1 and D0. Based on the selection line the corresponding data will be transferred to the OUT waveform part.

Table. 5 Comparison Table for Full Adder

| Parameters | Conventiona <br> $\mathbf{l}$ | IEEE <br> (GDI) | Proposed <br> (GDI) |
| :--- | :--- | :--- | :--- |
| No. of <br> transistors <br> used | 28 | 10 | 6 |


| Static power | $2.91 \mathrm{e}-09$ | $4.41 \mathrm{e}-09$ | $1.97 \mathrm{e}-09$ |
| :--- | :--- | :--- | :--- |
| Dynamic <br> power | $2.56 \mathrm{e}-08$ | $1.31 \mathrm{e}-08$ | $4.24 \mathrm{e}-09$ |
| Delay | $6.56 \mathrm{e}-09$ | $6.34 \mathrm{e}-09$ | $6.25 \mathrm{e}-08$ |
| PDP static | $1.91 \mathrm{e}-17$ | $2.80 \mathrm{e}-17$ | $1.23 \mathrm{e}-17$ |
| PDP <br> dynamic | $1.68 \mathrm{e}-16$ | $8.32 \mathrm{e}-17$ | $2.64 \mathrm{e}-17$ |

Table. 5 shows the comparison of Full adder using conventional MOS transistor, IEEE GDI, and Proposed GDI is listed on there. Proposed GDI uses a less number of transistors to realize the Full adder operation. In the proposed method dynamic power consumption is reduced by $64 \%$ compared with conventional methods.

Table. 6 Comparison Table for Full Subtractor

| Paramete <br> rs | Conventiona <br> $\mathbf{l}$ | IJESC <br> (GDI) | Propose <br> d (GDI) |
| :--- | :--- | :--- | :--- |
| No.of <br> transistors <br> used | 40 | 14 | 6 |
| Static <br> power | $9.72 \mathrm{e}-09$ | $4.30 \mathrm{e}-09$ | $2.47 \mathrm{e}-09$ |
| Dynamic <br> power | $2.38 \mathrm{e}-08$ | $7.93 \mathrm{e}-09$ | $6.35 \mathrm{e}-09$ |
| Delay | $6.24 \mathrm{e}-09$ | $6.27 \mathrm{e}-09$ | $6.26 \mathrm{e}-09$ |
| PDP static | $6.07 \mathrm{e}-17$ | $2.70 \mathrm{e}-17$ | $1.55 \mathrm{e}-17$ |
| PDP <br> dynamic | $1.48 \mathrm{e}-16$ | $4.97 \mathrm{e}-17$ | $3.98 \mathrm{e}-17$ |

Table. 6 shows the comparison of Full subtractor using conventional CMOS transistor, IJESC (GDI), and Proposed GDI is listed on there. Proposed GDI uses a less number of transistors to realize the Full subtractor operation. In the proposed method dynamic power consumption is reduced by $25 \%$ compared with conventional methods.

Table. 7 Comparison Table for 2:1 MUX

| Parameters | Conventional | Proposed <br> (GDI) |
| :--- | :--- | :--- |
| No.of <br> transistors <br> used | 12 | 2 |
| Static power | $2.20 \mathrm{e}-09$ | $3.43 \mathrm{e}-10$ |
| Dynamic <br> power | $5.46 \mathrm{e}-09$ | $6.94 \mathrm{e}-10$ |
| Delay | $1.27 \mathrm{e}-08$ | $1.25 \mathrm{e}-08$ |
| PDP static | $2.79 \mathrm{e}-17$ | $4.30 \mathrm{e}-18$ |
| PDP dynamic | $6.93 \mathrm{e}-17$ | $8.72 \mathrm{e}-18$ |

Table. 7 shows the comparison of $2: 1$ MUX uses conventional MOS transistor, and Proposed GDI is listed on there. Proposed GDI uses a less number of transistors to realize the $2: 1 \mathrm{MUX}$ operation. In the proposed method dynamic power is reduced by $11 \%$ compared with conventional methods.

Table. 8 Comparison Table for 4:1 MUX

| Parameters | Conventional | Proposed |
| :---: | :---: | :---: |
| No.of <br> transistors | 46 | 10 |
| Static Power | $7.0529 \mathrm{e}-09$ | $7.8912 \mathrm{e}-12$ |
| Dynamic <br> Power | $9.5634 \mathrm{e}-09$ | $7.9669 \mathrm{e}-14$ |
| Delay | $1.2491 \mathrm{e}-05$ | $1.2500 \mathrm{e}-05$ |
| PDP Static | $8.80977 \mathrm{e}-18$ | $4.0836 \mathrm{e}-07$ |
| PDP Dynamic | $1.19456 \mathrm{e}-13$ | $5.5796 \mathrm{e}-08$ |

Table. 8 shows the comparison of $4: 1$ MUX using conventional CMOS transistor and Proposed GDI is listed on there. The Proposed GDI based 4:1 MUX circuit uses a less number of transistors. In the Proposed method, dynamic power consumption is reduced by $18 \%$ compared with conventional methods.


Fig. 19 Comparison Chart for Full Adder

## FULL SUBTRACTOR



Fig. 20 Comparison Chart for Full Subtractor


Fig. 21 Comparison chart for 2:1 MUX


Fig. 22 Comparison chart for 4:1 MUX
From these simulation results, the GDI based digital circuits are consumed less area, less power and less delay compared with conventional digital circuits.

## 7. CONCLUSION

An effective Gate Diffusion Input (GDI) technique is used in the proposed circuits to reduce the area by reducing the number of transistors used. It is apparent from the power consumption, that the GDI technique provides better performance than conventional techniques. And also it reduces the dynamic power, static power, delay, static power delay product, dynamic power delay product

## REFERENCES

[1] Kunal and Nidhi Kedia,"GDI Technique: A Power-Efficient Method for Digital Circuits", International Journal of Advanced Electrical and Electronics Engineering (IJAEEE), Volume-1, Issue-3, 2012.
[2] Prateek Mishra, Anish Muttreja, and Niraj K. Jha,"FinFET Circuit Design", Nano electronics circuit Design, Springer science, business media, LLC, ISBN 9781-4419-7609-3_2, pp. 23-53, 2011.
[3] S.M.Ishraqul Huq, Maskura Nafreen, Tasnim Rahman and Sushovan Bhadra,"Comparative Study of Full Adder Circuit with 32nm MOSFET, DG-FinFET and CNTFET", IEEE-International Conference on Advances in Electrical Engineering 28-30 September 2017, Dhaka, Bangladesh.
[4] Soolmaz Abbasalizadeh, Behjat Forouzandeh,"Full Adder Design with GDI Cell and Independent Double Gate Transistor", $20^{\text {th }}$ Iranian Conference on Electrical Engineering, (ICEE 2012), May 1517, 2012, Tehran, Iran.

Monikashree T.S, Usharani.S, Dr.J.S.Baligar," Design and Implementation of Full Subtractor using CMOS 180 nm Technology", International Journal of Science Engineering and Technology Research (IJSETR), Volume 3, Issue 5, May 2014.
[6] Krishnendu Dhar, Aanan Chatterjee, Sayan Chatterjee,"Design of an Energy Efficient High Speed Low power Full Subtractor using GDI Technique", Proceeding of the 2014 IEEE Students Technology Symposium. 978-1-4799-2608-4/14/\$31.00 ©2014 IEEE.
[7] Yashika Thakur, Rajesh Mehra, Anjali Sharma,"CMOS Design of Aewa and Power Efficient Multiplexer Using Tree Topology, International Journal of Computer Application, February 2015.
[8] M.Vamsi Prasad, K. Naresh Kumar,"Low Power FinFET Based Full Adder Design", International Journal of Advanced Research in Computer and Communication Engineering-Vol.6, Issue 8, August 2017.
[9] Mohit Vyas, Soumya Kanti Manna, Shyam Akashe, "Design of Power Efficient Multiplexer using Dual-Gate FinFET Technology, IEEE International Conference on Communication Networks 2015,978-1-509000517/15/\$31.00@2015 IEEE.
[10] R. Sivakumar, D. Jothil,"Recent trends in Low Power VLSI Design", International Journal of Computer and Electrical Engineering, November 5, 2014.
[11] Richa Saraswat, Shyam Akashe and Shyam Babu,"Designing and Simulation of Full Adder Cell Using FinFET Technique" IEEE-2012.
[12] D. Veena Sushmita, B. Humans Nag, S. Divya, P. Santosh Kumar,"Design of High Performance Full Subtractor using FinFET, International Journal of Engineering Science and Computing-2017.
[13] Kamal Jeet Singh, Rajesh Mehra,"Design and Analysis of Full Subtractor using 10T at 45 nm Technology", International Journal of Engineering Trends and Technology (IJETT) - Volume 35 No. 9-May 2016.
[14] M. Mishra, S. Akashe ECED, "High performance low power $200 \mathrm{~Gb} / \mathrm{s} 4: 1$ MUX with TGL in 45 nm " Technology. 16 March 2013 (springerlink.com).

## AUTHOR PROFILES



Thamizhpriya. M Completed her Diploma Engineering from Rajagopal Polytechnic collegeGudiyattam, (T. N) in 2014 and Received the degree in Electronics and Communication Engineering from Anna University, GCEBargur, (T. N) in 2018. She is pursuing in M.E - Applied Electronics from TPGIT-Vellore, (T. N). Her area of Interest is VLSI design and Digital Electronics.


Krithiga. S Received the degree in Electronics and Communication Engineering from Madras University in 2000 and completed her post graduate M.E Applied Electronics from Anna University from 2005. She is working as an Assistant Professor in Thanthai Periyar Government Institute of Technology since 2013. She has more than 15 years of Teaching Experience .Her field of interest includes Digital Image Processing, VLSI.

