# ©2012-20 International Journal of Information Technology and Electrical Engineering <br> A Novel Multi Level Inverter with Minimum Components and Maximum Switching Redundancy 

${ }^{1}$ Arya Venugopal, ${ }^{2}$ Sreelekha V.
${ }^{1}$ Department of Electrical Engineering, Rajiv Gandhi Institute of Technology, Kottayam, Kerala
${ }^{2}$ Department of Electrical Engineering, Rajiv Gandhi Institute of Technology, Kottayam, Kerala
E-mail: ${ }^{1}$ aryajerry96@gmail.com, ${ }^{2}$ svlekha@gmail.com


#### Abstract

This paper presents a transformer-based multilevel inverter (MLI) topology, which reduces the overall cost of the system with lesser number of components than a conventional MLI. In this paper, a nine level MLI is designed which uses only eight switches, whereas a conventional transformer-less MLI requires 16 switches for achieving a nine-level voltage. The proposed structure consists of a single dc source feeding two standard H-bridges and a single transformer achieves the process of intermediate voltage regulation. Here, a pulse width modulation scheme is used to derive the gating pulses. In addition, only a single dc source is used for the MLI. The main advantage of this design is that several switching redundancies are possible for the various voltage levels. This decreases the switching losses. The proposed MLI is validated using MATLAB simulations. Also, an extension of the designed inverter to any higher number of voltage levels is also easily possible, and is shown.


Keywords: Transformer based multi level inverter topology, pulse width modulation scheme, standard $H$-bridges.

## 1. INTRODUCTION

Multilevel inverters (MLIs) include an array of power electronic devices whose output generate voltages with stepped waveforms. Inverters are power electronic devices, which converts dc power into ac power at a desired output voltage and frequency. The two level conventional inverter operates at high switching frequency, with high switching losses. It also faces harmonic distortion, EMI and high stress problems. So, it is difficult to interface these directly to high and medium voltage grids. Thus, there is a need for a different topology of inverters with multiple voltage levels.

Nowadays, MLIs are becoming more popular in power applications such as electric locomotives, renewable power generation etc. [1], as they have the ability to meet the increasing demand of power rating and power quality along with reduced harmonic distortion and lower electromagnetic interference. With higher number of voltage levels in the inverter, the power rating of the inverter can be increased and this reduces the device rating of the inverter. Inverters providing higher number of voltage levels are needed to cater the needs of versatile industrial applications such as, variable frequency drives in pumps \& conveyors, HVDC transmission and UPS systems. Thus, the attractive features of MLIs can be summarised as follows:

- Higher number of voltage levels
- Reduced harmonic distortion
- Lower switching losses
- Fundamental and high switching frequency operation
- Staircase waveform quality
- Higher power quality
- Better electromagnetic compatibility

One main disadvantage of MLIs is the large number of power semiconductor switches needed, each of which have a related gate driver circuit that adds more complexity to the system. Thus the overall system cost will increase. So, recent researches are focused on reducing the complexity of the circuit by decreasing the number of power electronic switches and gate driver circuits.

MLIs can be broadly classified into transformer less and Transformer-Based MLIs (TBMLI). The first transformer less MLIs were capable of generating a three level voltage. Several different MLI topologies have emerged over the years [2]-[6]. The most significant among them being, the Diode-Clamped MLI, also known as the Neutral Point Clamped MLI (NPC), Cascaded-H-Bridge MLI (CHB), Flying capacitor MLI (FC), and their variants. All the above topologies have their unique characteristics, advantages and disadvantages. For a high-resolution output voltage, the CHB MLI requires a number of isolated dc sources. FC MLIs has an inherent voltage-unbalancing issue in the capacitor. In addition, they require a greater number of capacitors. Thus to eliminate these problems, many MLIs emerged, combining different conventional as well as nonconventional topologies. Nevertheless, most of these MLIs require a number of sensors and other components, thus adding on to the total cost of the MLI.

In this paper, a new nine-level transformer-based MLI with minimum number of components is designed. Two Hbridges that are fed from a single DC source shares the primary and secondary windings of the single-phase transformer. The proposal generates maximum switching redundancy for the various voltage levels. Furthermore, apart from the basic nine-level structure, a feasible method of extension of the proposal for an increased number of voltage levels is also given.

The rest of this paper is structured as follows: Section II summarizes the novel MLI Structure. Switching states and
©2012-20 International Journal of Information Technology and Electrical Engineering
redundancies are explained in Section III. The various modes of operation of the MLI are described in Section IV. Calculation of transformer turns ratio is explained in Section V. In next section, a comparison of the novel MLI with other state of the art MLI topologies is done. Section VII gives the simulation results.

## 2. NOVEL MLISTRUCTURE

As shown in Fig. 1(a), the circuit diagram of the nine level transformer-based MLI consists of a single DC source, a single transformer and two standard H-bridges. To expand the novel MLI to obtain a higher number of voltage levels, additional H -bridges are added to the basic structure. The basic structure consists of primary winding connection of the injection transformer to the output of the front-end H -bridge, and the load connection across the output terminals of the back-end H -bridge which is in series with the secondary winding of the transformer. These H -bridges share the same input DC source, thus being economically advantageous. As represented in Fig. 1(b), the secondary of the injection transformers are cascaded to obtain the output voltage $\mathrm{v}_{0}$.

The backend H-bridge consisting of the switches $S_{a}, S_{b}, S_{c}$, and $S_{d}$ remains unchanged, even though any extra number of extra


Fig. 1 (a). Circuit diagram of the proposed MLI
H -bridge modules are added, and thus it is referred to as a Fixed CHB (FCHB). Unlike conventional CHB MLIs, the level generation in this proposed topology is achieved from the voltage across the secondary winding, thereby requiring lesser number of transformers and thus making the topology more economic than other similar topologies. The output
voltage, $\mathrm{V}_{\mathrm{a}}$ given by the FCHB is given as,
$\mathrm{V}_{\mathrm{a}}=\mathrm{V}_{0}-\mathrm{V}_{1}$,
where $\mathrm{V}_{0}$ represents the load voltage and $\mathrm{V}_{1}$ is the secondary terminal voltage of the transformer. This voltage is equal to $\mathrm{n}_{1}$ times the transformer input voltage. From (1), $\mathrm{V}_{0}$ is given by,
$\mathrm{V}_{0}=\mathrm{V}_{\mathrm{a}}+\mathrm{V}_{1}$,
So, the output voltage for the extended structure of the designed topology is as given below:
$\mathrm{V}_{0}=\mathrm{V}_{1}+\mathrm{V}_{2}+\mathrm{V}_{3}+\ldots+\mathrm{V}_{\mathrm{p}-1}+\mathrm{V}_{\mathrm{p}}+\mathrm{V}_{\mathrm{a}}$
where $\mathrm{V}_{1}, \mathrm{~V}_{2}, \ldots, \mathrm{~V}_{\mathrm{p}}$ represents the voltage across the secondaries of the transformers.

## 3. SWITCHING STATES AND REDUNDANCIES

The proposed transformer-based MLI topology produces a nine-level output voltage waveform by applying appropriate switching states. The topology also features maximum number of redundancy in switching states. That is, to produce the same output voltage level, there are more than one switching state combinations possible. Thus, these multiple redundancies add to the practicality of the proposed MLI. From the 16 switching states possible for the top four switches of the MLI, four switching redundancies are observed in the generation of zero voltage across the primary winding of the transformer, which is one among the three voltage levels that a standard H -bridge can produce. For example, zero voltage can be achieved by switching ON the top four switches and switching OFF the bottom four switches of the MLI structure and vice versa. Also, two switching redundancies each are obtained for the voltage levels $+\mathrm{V}_{\mathrm{dc}},-\mathrm{V}_{\mathrm{dc}}+\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ and $-\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$. That is, a maximum number of redundancies are obtained with a minimum number of switches for a nine level MLI.

Suitable switching states are selected out of the redundancies, so that fundamental switching of two switches out of eight are achieved over a full cycle. The relationships between the number of switches ( S ), the number of voltage levels (L), and the number of gate driver circuits (G), for a given number of transformers (T), for the extended structure configuration, are given as,

$$
\begin{equation*}
\mathrm{L}=\mathrm{T}+1 \tag{4}
\end{equation*}
$$



Fig. 1 (b). Extended MLI Configuration

$$
\begin{equation*}
\mathrm{S}=\mathrm{G}=4(\mathrm{~T}+1) \tag{5}
\end{equation*}
$$

The switching states, (with the above described redundancies) for generating the nine-levels of the proposed transformer-based MLI is shown in Table I. The values " 0 " and "1" corresponds to OFF-state and ON-state of the switches respectively, for a given level.

Table- I: 16 switching states of the proposed MLI along with the redundancies

| $\mathbf{S}_{\mathbf{1 1}}$ | $\mathbf{S}_{\mathbf{1 3}}$ | $\mathbf{S}_{\mathbf{a}}$ | $\mathbf{S}_{\mathbf{c}}$ | $\mathbf{V}_{\mathbf{1}}$ | $\mathbf{V}_{\mathbf{a}}$ | $\mathbf{V}_{\mathbf{0}}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | $+\mathrm{V}_{\mathrm{dc}}$ | $+\mathrm{V}_{\mathrm{dc}}$ |
| 0 | 0 | 1 | 0 | 0 | $+\mathrm{V}_{\mathrm{dc}}$ | $+\mathrm{V}_{\mathrm{dc}}$ |
| 1 | 0 | 0 | 1 | $+\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ | $-\mathrm{V}_{\mathrm{dc}}$ | $+\left(\mathrm{n}_{1}-1\right) \mathrm{Vdc}$ |
| 1 | 0 | 0 | 0 | $+\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ | 0 | $+\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ |
| 1 | 0 | 1 | 1 | $+\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ | 0 | $+\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ |
| 1 | 0 | 1 | 0 | $+\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ | $+\mathrm{V}_{\mathrm{dc}}$ | $+\left(\mathrm{n}_{1}+1\right) \mathrm{Vdc}$ |
| 0 | 0 | 0 | 1 | 0 | 0 | $-\mathrm{V}_{\mathrm{dc}}$ |
| 1 | 1 | 0 | 1 | 0 | $-\mathrm{V}_{\mathrm{dc}}$ | $-\mathrm{V}_{\mathrm{dc}}$ |
| 0 | 1 | 1 | 0 | $-\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ | $+\mathrm{V}_{\mathrm{dc}}$ | $-\left(\mathrm{n}_{1}-1\right) \mathrm{Vdc}$ |
| 0 | 1 | 0 | 0 | $-\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ | 0 | $-\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ |
| 0 | 1 | 1 | 1 | $-\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ | 0 | $-\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ |
| 0 | 1 | 0 | 1 | $-\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ | $-\mathrm{V}_{\mathrm{dc}}$ | $-\left(\mathrm{n}_{1}+1\right) \mathrm{Vdc}$ |

## 4. MODES OF OPERATION

Modes of operation for the positive and negative half cycles of the output voltage are described below in detail. The dashed lines in the circuit diagrams that follow, represents sections that does not allow the flow of current. Modes of operation for the positive half cycle is as shown below:

## A. Mode 0

In Mode 0 , a zero level of voltage is generated across the load. From the 16 switching states shown in Table-I, zero voltage can be obtained from four switching redundancies. One of the possible switching states for zero voltage level is shown in the Fig. 2 (a); when switches $\mathrm{S}_{12}, \mathrm{~S}_{14}, \mathrm{~S}_{\mathrm{b}}$, and $\mathrm{S}_{\mathrm{d}}$ are ON, and the other four ( $\mathrm{S}_{11}, \mathrm{~S}_{13}, \mathrm{~S}_{\mathrm{a}}$, and $\mathrm{S}_{\mathrm{c}}$ ) of them are OFF, resulting in, $\mathrm{V}_{1}=0$, and $\mathrm{V}_{\mathrm{a}}=0$. Therefore, from (2), output voltage across load, $\mathrm{V}_{0}$ is zero.


Fig. 2 (a) Mode 0

## B. Mode 1

In Mode $1,+\mathrm{V}_{\mathrm{dc}}$ level of voltage is generated across the load. From the 16 switching states shown in Table-I, $+\mathrm{V}_{\mathrm{dc}}$ voltage can be obtained from two switching redundancies. One of the possible switching states for $+\mathrm{V}_{\mathrm{dc}}$ voltage level is shown in the Fig. $2(\mathrm{~b})$; when switches $\mathrm{S}_{12}, \mathrm{~S}_{14}, \mathrm{~S}_{\mathrm{a}}$, and $\mathrm{S}_{\mathrm{d}}$ are ON, and the other four ( $\mathrm{S}_{11}, \mathrm{~S}_{13}, \mathrm{~S}_{\mathrm{b}}$, and $\mathrm{S}_{\mathrm{c}}$ ) of them are OFF, resulting in, $\mathrm{V}_{1}=0$, and $\mathrm{V}_{\mathrm{a}}=+\mathrm{V}_{\mathrm{dc}}$. Therefore, from (2), output voltage across load, $\mathrm{V}_{0}$ is $+\mathrm{V}_{\mathrm{dc}}$.


Fig. 2 (b) Mode 1

## C. Mode 2

In Mode $2,+\left(n_{1}-1\right)$ Vdc level of voltage is generated across the load. From the 16 switching states shown in Table-I, $+\left(n_{1}-1\right) V d c$ voltage can be obtained from one switching combination. In Fig. 2 (c); when switches $S_{11}, S_{14}$, $S_{b}$, and $S_{c}$ are ON, and the other four ( $S_{12}, S_{13}, S_{a}$, and $S_{d}$ ) of them are OFF, resulting in, $\mathrm{V}_{1}=+\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$, and $\mathrm{V}_{\mathrm{a}}=-\mathrm{V}_{\mathrm{dc}}$. Therefore, from (2), output voltage across load, $\mathrm{V}_{0}$ is $+\left(\mathrm{n}_{1}-1\right) \mathrm{V}_{\mathrm{dc}}$.


Fig. 2 (c) Mode 2
©2012-20 International Journal of Information Technology and Electrical Engineering

## D. Mode 3

In Mode 3, $+\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ level of voltage is generated across the load. From the 16 switching states shown in Table-I, $+\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ voltage can be obtained from two switching redundancies. One of the possible switching states for $+\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ voltage level is shown in the Fig. 2 (d); when switches $S_{11}, S_{14}, S_{b}$, and $S_{d}$ are ON , and the other four ( $\mathrm{S}_{12}, \mathrm{~S}_{13}, \mathrm{~S}_{\mathrm{a}}$, and $\mathrm{S}_{\mathrm{c}}$ ) of them are OFF, resulting in, $\mathrm{V}_{1}=+\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$, and $\mathrm{V}_{\mathrm{a}}=0$ as shown in the Fig. 2(d). From (2), $\mathrm{V}_{0}$ is $+\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$.


Fig. 2 (d) Mode 3

## E. Mode 4

In Mode $4,+\left(n_{1}+1\right) V d c$ level of voltage is generated across the load. From the 16 switching states shown in Table-I, $+\left(n_{1}+1\right)$ Vdc voltage can be obtained from one switching combination. In Fig. 2 (e); when switches $S_{11}, S_{14}$, $S_{a}$, and $S_{d}$ are ON, and the other four ( $\mathrm{S}_{12}, \mathrm{~S}_{13}, \mathrm{~S}_{\mathrm{b}}$, and $\mathrm{S}_{\mathrm{c}}$ ) of them are OFF, resulting in, $\mathrm{V}_{1}=+\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$, and $\mathrm{V}_{\mathrm{a}}=+\mathrm{V}_{\mathrm{dc}}$ as shown in the Fig. 2(e). From (2), $V_{0}$ is $+\left(n_{1}+1\right) V_{d c}$.


Fig. 2 (e) Mode 4
Modes of operation for the negative half cycle is obtained similarly as shown below:

## A. Mode 0

In Mode 0, a zero level of voltage is generated across the load. From the 16 switching states shown in Table-I, zero voltage can be obtained from four switching redundancies. One of the possible switching states for zero voltage level is shown in the Fig. 3 (a); when switches $S_{11}, S_{13}, S_{a}$, and $S_{c}$ are ON, and the other four ( $\mathrm{S}_{12}, \mathrm{~S}_{14}, \mathrm{~S}_{\mathrm{b}}$, and $\mathrm{S}_{\mathrm{d}}$ ) of them are OFF,
resulting in, $\mathrm{V}_{1}=0$, and $\mathrm{V}_{\mathrm{a}}=0$. Therefore, from (2), output voltage across load, $\mathrm{V}_{0}$ is zero.


Fig. 3 (a) Mode 0

## B. Mode 1

In Mode $1,-\mathrm{V}_{\mathrm{dc}}$ level of voltage is generated across the load. From the 16 switching states shown in Table-I, $-\mathrm{V}_{\mathrm{dc}}$ voltage can be obtained from two switching redundancies. One of the possible switching states for $-\mathrm{V}_{\mathrm{dc}}$ voltage level is shown in the Fig. 3 (b); when switches $S_{11}, S_{13}, S_{b}$ and $S_{c}$ are ON, and the other four ( $\mathrm{S}_{12}, \mathrm{~S}_{14}, \mathrm{~S}_{\mathrm{a}}$, and $\mathrm{S}_{\mathrm{d}}$ ) of them are OFF, resulting in, $\mathrm{V}_{1}=0$, and $\mathrm{V}_{\mathrm{a}}=-\mathrm{V}_{\mathrm{dc}}$. Therefore, from (2), output voltage across load, $\mathrm{V}_{0}$ is $-\mathrm{V}_{\mathrm{dc}}$.


Fig. 3 (b) Mode 1

## C. Mode 2

In Mode 2, $-\left(\mathrm{n}_{1}-1\right) \mathrm{Vdc}$ level of voltage is generated across the load. From the 16 switching states shown in Table-I, $-\left(n_{1}-1\right) V d c$ voltage can be obtained from one switching combination. In Fig. 3 (c); when switches $S_{13}, S_{12}$, $S_{a}$ and $S_{d}$ are ON, and the other four ( $\mathrm{S}_{11}, \mathrm{~S}_{14}, \mathrm{~S}_{\mathrm{b}}$, and $\mathrm{S}_{\mathrm{c}}$ ) of them are OFF, resulting in, $\mathrm{V}_{1}=-\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$, and $\mathrm{V}_{\mathrm{a}}=+\mathrm{V}_{\mathrm{dc}}$. Therefore, from (2), output voltage across load, $\mathrm{V}_{0}$ is $-\left(\mathrm{n}_{1}-1\right) \mathrm{V}_{\mathrm{dc}}$.


Fig. 3 (c) Mode 2

## D. Mode 3

In Mode 3, $-\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ level of voltage is generated across the load. From the 16 switching states shown in Table-I, $-n_{1} V_{\mathrm{dc}}$ voltage can be obtained from two switching redundancies. One of the possible switching states for $-\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$ voltage level is shown in the Fig. 3 (d); when switches $S_{13}, S_{12}, S_{a}$, and $S_{c}$ are ON, and the other four ( $\mathrm{S}_{11}, \mathrm{~S}_{14}, \mathrm{~S}_{\mathrm{b}}$, and $\mathrm{S}_{\mathrm{d}}$ ) of them are OFF, resulting in, $V_{1}=-n_{1} V_{d c}$, and $V_{a}=0$ as shown in the Fig. 2(d). From (2), $\mathrm{V}_{0}$ is $-\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$.


Fig. 3 (e) Mode 3

## E. Mode 4

In Mode 4, -( $\left.n_{1}+1\right) V$ Vc level of voltage is generated across the load. From the 16 switching states shown in Table-I, $-\left(n_{1}+1\right) V d c$ voltage can be obtained from one switching combination. In Fig. 3 (e); when switches $S_{13}, S_{12}, S_{b}$, and $S_{c}$ are ON , and the other four ( $\mathrm{S}_{11}, \mathrm{~S}_{14}, \mathrm{~S}_{\mathrm{a}}$, and $\mathrm{S}_{\mathrm{d}}$ ) of them are OFF, resulting in, $\mathrm{V}_{1}=-\mathrm{n}_{1} \mathrm{~V}_{\mathrm{dc}}$, and $\mathrm{V}_{\mathrm{a}}=-\mathrm{V}_{\mathrm{dc}}$ as shown in the Fig. 2(e). From (2), $V_{0}$ is $-\left(n_{1}+1\right) V_{d c}$.


Fig. 3 (e) Mode 4

## 5. CALCULATION OF TRANSFORMER TURNS RATIO

The number of output voltage levels of this inverter mostly depend on the transformer turns ratio $\left(n_{1}\right)$. So, calculation of transformer turns ratio is a crucial step. $\mathrm{n}_{1}$ must be chosen such that a maximum number of output levels are obtained and they are equally spaced. An equally spaced output voltage waveform is generated for $\mathrm{n}_{1} \leq 3$ in this paper. $\mathrm{n}_{1}$ above this will result in an unequally spaced output waveform, even though the number of output levels will remain the same. $\mathrm{n}_{1}>3$ will result in an output waveform with higher harmonic distortion and hence such a situation has to be avoided. This topology generates five, seven, and nine-level voltage
waveforms respectively, for $n_{1}$ values of 1,2 and 3 . The transformer turns ratios of the multiple transformers that has to be used for an extended version of the designed MLI topology can be obtained using any one of the following methods:

- Method 1:

Here, the turns ratios of the consecutive transformers are chosen in such a way that their algebraic difference is same. Difference value between the transformers turns ratios is represented by $r$ and is expressed as,

$$
\begin{equation*}
\mathrm{r}=\mathrm{n}_{2}-\mathrm{n}_{1}=\mathrm{n}_{3}-\mathrm{n}_{2}=\ldots=\mathrm{n}_{\mathrm{p}}-\mathrm{n}_{\mathrm{p}-1} \tag{6}
\end{equation*}
$$

The total number of output levels generated corresponds to $2\left(n_{1}+1\right)+1$, and the peak value of the output voltage corresponds to $\left(\mathrm{n}_{1}+1\right) \mathrm{V}_{\mathrm{dc}}$ (using a single transformer). From (6), $r=1,2,3, \ldots, r_{\max }$ and for output voltage waveform with equally spaced steps, $\mathrm{r}_{\text {max }}=\mathrm{n}_{1}+3$.

The number of output levels $\mathrm{N}_{\mathrm{L}}$ produced for a specific number of transformers T is given as,

$$
\begin{equation*}
\mathrm{L}=2 \mathrm{Tn}_{1}+\left(\mathrm{T}^{2}-\mathrm{T}\right) \mathrm{r}+3 \tag{7}
\end{equation*}
$$

Thus a symmetric topology is obtained where $\mathrm{n}_{1}$ is the transformers turns ratios when $\mathrm{r}=0$.

- Method 2:

Here, the transformer turns ratio of the any transformer is half that of the succeeding transformer, represented by the relation shown below.

$$
\begin{equation*}
\mathrm{n}_{2}=2 \mathrm{n}_{1}, \mathrm{n}_{3}=2 \mathrm{n}_{2}, \ldots, \mathrm{n}_{\mathrm{p}}=2 \mathrm{n}_{\mathrm{p}-1} \tag{8}
\end{equation*}
$$

The expression relating the number of levels $\mathrm{N}_{\mathrm{L}}$ and number of transformers $\mathrm{N}_{\mathrm{t}}$ is represented as,

$$
\begin{equation*}
\mathrm{L}=2^{\mathrm{T}+1} \mathrm{n}_{1}-2 \mathrm{n}_{1}+3 \tag{9}
\end{equation*}
$$

- Method 3:

Here, the transformer turns ratio of the any transformer is one-third that of the succeeding transformer, represented by the relation shown below.

$$
\begin{equation*}
\mathrm{n}_{2}=3 \mathrm{n}_{1} \mathrm{n}_{3}=3 \mathrm{n}_{2}, \ldots, \mathrm{n}_{\mathrm{p}}=3 \mathrm{n}_{\mathrm{p}-1} \tag{10}
\end{equation*}
$$

The expression relating the number of levels $\mathrm{N}_{\mathrm{L}}$ and number of transformers $\mathrm{N}_{\mathrm{t}}$ is represented as,

$$
\begin{equation*}
\mathrm{L}=3^{\mathrm{T}} \mathrm{n}_{1}-\mathrm{n}_{1}+3 \tag{11}
\end{equation*}
$$

It is seen from the various methods mentioned above, that the maximum number of output voltage levels with equally spaced steps is produced when transformer turns ratio is $n_{1}=$ 3. Therefore, the transformer turns ratio is chosen as $n_{1}=3$. The relation between the number of switches ( S ), the number of gate drive circuits (G) and the number of transformers (T) required to obtain a maximum number output voltage levels $(\mathrm{L})$ are represented as,

$$
\begin{equation*}
\mathrm{S}=\mathrm{G}=4 \frac{\ln \left(N_{L}\right)}{\ln (\mathrm{a})} \tag{12}
\end{equation*}
$$

©2012-20 International Journal of Information Technology and Electrical Engineering

$$
\begin{equation*}
\mathrm{T}=\frac{\ln \left(N_{L}\right)}{\ln (a)}-1 \tag{13}
\end{equation*}
$$

## 6. COMPARISON WITH CONVENTIONAL MLI TOPOLOGIES

A basic comparison of the novel inverter with major conventional MLI topologies are done based on the typical number of components. It is shown in Table II.

Table- II: Comparison of novel inverter with conventional MLI topologies

| Topology | NPC | FC | CHB | Novel |
| :---: | :---: | :---: | :---: | :---: |
| Power <br> switches | $2(\mathrm{n}-1)$ | $2(\mathrm{n}-1)$ | $2(\mathrm{n}-1)$ | $(\mathrm{n}-1)$ |
| Clamping <br> diodes | $(\mathrm{n}-1)$ <br> $*(\mathrm{n}-2)$ | 0 | 0 | 0 |
| DC bus <br> capacitors | $(\mathrm{n}-1)$ | $(\mathrm{n}-1) / 2$ | $(\mathrm{n}-1) / 2$ | 0 |
| Balancing <br> capacitors | 0 | $\left((\mathrm{n}-1)^{*}\right.$ <br> $(\mathrm{n}-2) / 2$ | 0 | 0 |

' $n$ ' here represents the number of output levels of the MLI. Comparison with conventional multilevel inverters can be performed based on the following criteria also:

- Cost estimation associated with power circuit
- Amplitude of harmonic components
- Number of semiconductor devices in each phase leg
- Number of balancing capacitors in each phase leg
- Number of Dc bus capacitors present
- Control complexity based on power switches and voltage unbalances
- Total Harmonic Distortion in the output voltage

To validate the theoretical proposal, the novel inverter is simulated using MATLAB/Simulink software and the results are analyzed. The simulation diagram of the same is as given in Fig. 4.

## A. Simulation Parameters

The simulation parameters used are detailed below:

- Input Voltage, $\mathrm{V}_{\mathrm{dc}}=15 \mathrm{~V}$
- R-L Load with $\mathrm{R}=40 \Omega$ and $\mathrm{L}=10 \mu \mathrm{H}$
- Reference Sine wave with,
- Amplitude = 50
- Bias = 50
- Frequency $=50 \mathrm{~Hz}$
- Transformer with nominal power $=10000 \mathrm{VA}$ and frequency $=60 \mathrm{~Hz}$
- For winding 1 ,
- $\mathrm{V}_{1}\left(\mathrm{~V}_{\mathrm{RMS}}\right)=1$
- $\mathrm{R}_{1}=0.1 \Omega$
- $\mathrm{L}_{1}=0.0000001 \mathrm{H}$
- For winding 2,
- $\mathrm{V}_{2}\left(\mathrm{~V}_{\mathrm{RMS}}\right)=3$
- $\mathrm{R}_{2}=0.1 \Omega$
- $\mathrm{L}_{2}=0.0000001 \mathrm{H}$
- Magnetisation Resistance $=1$ and Magnetisation Inductance $=10$
- $1: \mathrm{n}_{1}=1: 3$


## B. Simulated Outputs

The waveforms obtained from the simulation is analysed. The transformer secondary voltage is obtained with minimum noise and is shown in Fig. 5.

The nine level output voltage and current obtained with minimum noise are shown in Fig. 6 and Fig. 7 respectively.

The waveforms are found to be in close proximity to the expected output waveforms from the theoretical proposal.

## 7. SIMULATION RESULTS



Fig. 4. Simulation diagram of the novel inverter


Fig. 5. Transformer secondary voltage


Fig 6. Nine level output voltage
waveform


Power Electronics and Motion Control Conference, vol. 3, 2006.
[2] K. Sateesh Kumar, A. Kirubakaran, N. Subrahmanyam, "A Hybrid-Bridge Asymmetrical Transformerless Five-Level Photovoltaic Inverter", 14th IEEE India Council International Conference, (INDICON), 2017.
[3] G Veera Bharath, Arpan Hota, Vivek Agarwal, "A novel switched-capacitor based single-phase fivelevel transformerless inverter," International Conference on Power, Instrumentation, Control and Computing (PICC), 2018.
[4] Kosuke Sato, Hitoshi Haga, Seiji Kondo Nagaoka, "Single-phase 7-level inverter for reducing number of switches", IEEE International Telecommunications Energy Conference (INTELEC), 2015.
[5] Young-Tae Jeon, Ashraf Ahmed, Joung-Hu Park, "Transformer-less AC-AC system using dual inductor buck converter and multi-level inverter", 7th International Conference on Power Electronics Systems and Applications - Smart Mobility, Power Transfer \& Security (PESA), 2017.
[6] Ashraf Ahmed, Mohammad Sameer Irfan, JoungHu Park, "A single-sourced transformer-less asymmetric multi-level inverter", IEEE 16th Workshop on Control and Modeling for Power Electronics (COMPEL), 2015.

## AUTHORS PROFILE



Arya Venugopal was born in Kerala, India in 1996. She received the B. Tech degree in Electrical and Electronics Engineering from Cochin University of Science and Technology in 2018. She is currently pursuing her M. Tech degree in Industrial Drives and Control at APJ Abdul Kalam Technological University. Her areas of interests include Multi Level Inverters and electric drives.


Sreelekha V received the B.Tech. in Electrical and Electronics engineering from M university, in 2001 and M. Tech. degree in systems from Kerala university in 2003. She is currently working as Assistant Professor at Rajiv Gandhi Institute of Technology Kottayam under Directorate of Technical Education Kerala

Fig. 6. Simulated current and voltage waveforms of the proposed converter

## REFERENCES

[1] Mei Qiang, Wu Wei-yang, Xu Zhen-lin, "A MultiDirectional Power Converter for a Hybrid Renewable Energy Distributed Generation System with Battery Storage," IEEE 5th International

