

## Implementation of Multiplier by CORDIC Algorithm

<sup>1</sup>Nitesh Kumar Sharma, <sup>2</sup>Dr. Shanti Rathore and <sup>3</sup>Dr. M.R. Khan

<sup>1</sup>Department of Electronics and Communication Engineering,  
Dr. C. V Raman University, Bilaspur, C.G. INDIA

<sup>2</sup>Department of Electronics and Communication Engineering,  
Dr. C. V Raman University, Bilaspur, C.G. INDIA

<sup>3</sup>Department of Electronics and Telecommunication Engineering,  
Government Engineering College Jagdalpur, C.G. INDIA

E-mail: <sup>1</sup>Sharma786.nitesh@gmail.com, <sup>2</sup>rathoreshanti@gmail.com, <sup>3</sup>mrkhan@gecjdpu.ac.in

### ABSTRACT

As we know in present era every multimedia and aerospace based application requires fast processing unit. We also know if any system is completely based on a general purpose processor, the efficiency of the complete system will be reduced. For application specification, there is a need of dedicated application specific processor. So here for the aerospace and multimedia application which is based on trigonometric functions. So for those kinds of applications, there is a need of a specific process which is known as CORDIC processor.

**Keywords:** SPAA, DCT, ASIC, FPGA, HDL, Algorithm, Architecture.

### 1. INTRODUCTION

In computation unit trigonometric features are very essential; at existing many mathematical characteristics require sine, cosine, and tangent and so on, and through the usage of this set of rules it is reachable to compute. With ongoing technology and barriers on energy, working frequency and strength consumption, if we're generating any trigonometry capabilities by using of multiplier, adder, divider, these architectures consume more hardware and computational time increases, for discount of this trouble cordic set of rules is transformed into hardware structure that is recognized as cordic processor. This processor reduces the hassle of division and multiplication. In cordic processor we can compute the features via the usage of shifter, adder and subtractor. In present era cordic set of rules is used in many features like multimedia, digital signal processing. First cordic set of rules [1] is converted into hardware so it was once going through a few issues like scale element, time ingesting etc. In cordic set of rules many modification is performed but it surely going via many troubles in order for destiny scope this cordic processor require many modification.

### 2. LITERATURE REVIEW

First CORDIC algorithm is developed in 1959 in this the writer proposed answer for trigonometric attribute and rotation, alternatively this method is going via with many bother like heavy hardware is require, regular time period and scale component is additionally a crucial trouble [1]. An-other new method is developed [2], in this paper writer speak about some new factions like log, exponential and square root however this technique is additionally going through the same predominant troubles scale factor, giant hardware, regular time period. After the above strategies a lot of enchantment is carried out in cordic algorithm and many generalized method are proposed for computing pretty a variety aspects like

sine/cosine [3], [4], transforms [5], [6], exponents/logarithms, rectangular roots, Eigen values [7] etc. During the previous 50 years [8], there have been predominant advances in the format of the algorithm to overcome its predominant drawbacks. In [9], [10], [11] authors advise the use of greedy search algorithms for figuring out the micro-rotations. The effectiveness of these processes are based totally on the possibility of rotation mind-set which is the important problem. Implementation of it in phrases of hardware is difficult and it's dealing with each other most important problem; variable scale factor. This factor is which reduces the obtain of latency. For bargain of scale difficulty trouble low complexity approach is used and the technique is Taylor sequence increase which moreover has some draw backs. Range of convergence is a most necessary trouble, for Reduction of this hassle some new strategy is suggested. The low complexity technique for getting rid of the scale thing is the use of Taylor sequence expansion. The Scaling-Free CORDIC and modified scale-free CORDIC [12], [13] are techniques based totally on Taylor sequence approach. The former suffers from low differ of convergence (RoC) which renders it unsuitable for realistic applications, even as the latter extends the RoC then again them dealing with problem of regular scale-factor of  $1/\sqrt{2}$ . The Scaling-Free CORDIC and modified scale-free CORDIC [14, 15] in [14] author suggested new technique for technology of sine/cosine, in this method creator take away a ROM and a large barrel shifter in the hardware implementation of the CORDIC system, alternatively this strategy suffers from low differ of convergence (RoC) which render take a seat down unsuitable for sensible applications, in [15] creator proposed one new approach for bargain of scale element and extent of iterations. They focused on Radix-4 Modified Booth Recording- Modification of CORDIC algorithm is Radix-4 modified income area recording, with this it continues working barring a scale element and the corresponding hardware for statistics route can nevertheless be excluded, whilst enabling

each and every technology in pipeline stage which approach two bits at a time from the vector. By this creator reap bargain in quantity of iterations. Constant multiplier-there is one steady time length is produce which is  $1/\sqrt{2}$  for this steady time length in previous works extra hardware is require, so this can be avoided with the useful resource of ordinary multiplier which is restrict greater hardware problem. Domain Folding Elimination, In preceding work perspective of the scaling-free CORDIC kernel is between zero to  $\pi/8$  rad alternatively in this work convergence vary is between  $-\pi/2$  to  $\pi/2$ , [14], [15] additionally dealing with consistent scale issue problem. In [18] right here creator propose the leading-one bit detection approach to discover the micro-rotations. The scale free sketch of the proposed algorithm is notably primarily based on Taylor sequence growth of the sine and cosine waves. In [19] writer use the same approach alternatively there they implement Hyperbolic cordic function. A hardware environment pleasant structure for producing SINE and COSINE waves based totally definitely on the CORDIC (Coordinate Rotation Digital Computer) algorithm. [16].this advocated a novel strategy in this approach creator makes use of leading-one bit detection technique to pick out the micro-rotations. This manner dispose of intricate search algorithm. The scale free sketch of the algorithm is principally based totally on Taylor sequence growth of the sine and cosine waves. This proposed algorithm is up to fourth order of Taylor series. Micro-Rotation Sequence Generation, in preceding work for point of view rotation ROM is required alternatively via the usage of the usage of Micro Rotation Sequence Generation no any ROM require for storing the primary angles of rotation. This proposed algorithm is additionally dealing with many problems like extend in error, broad variety of new release increases, to reduce this trouble each and every different technique is recommended [17]. In this method creator the use of equal strategy of [16] but they convert that shape in to parallel shape they proposed CORDIC parallel rotator implementation to be maximally optimized for immoderate standard overall performance with the reduce price in area-consuming.

Basic Cordic Algorithm:

Cordic set of rules [1] the underlying principle of the cordic set of rules is primarily based usually on -measurement geometry. This set of regulations operates each and each and every in or rotation or vectoring mode, following linear, round or hyperbolic trajectories. We focal trouble on rotation mode of operation in spherical trajectory. A. Traditional cordic algorithm permit the vector  $va[xa, yb]$  be derived through rotating the vector  $vb[xayb]$  by using potential of using manner of an nation of mind  $\theta$ , then:

$$\begin{bmatrix} X_b \\ Y_b \end{bmatrix} = R_p \cdot \begin{bmatrix} X_a \\ Y_a \end{bmatrix}, R_p = \begin{bmatrix} \cos\theta & -\sin\theta \\ \sin\theta & \cos\theta \end{bmatrix} \quad (1)$$

Equation (1) varieties the essential precept for iterative coordinate calculation in cordic set of rules [1]. The important thing belief in understanding rotations using cordic is to express the angle of rotation  $\theta$  as an aggregation of pre-described fundamental angles described as: the vicinity  $b$  is the word-length in bits. (2)

$$\theta = \sum_{i=0}^p u_i * a_i \quad (2)$$

The roc of the traditional cordic is  $[-99.90, 99.90]$  and the use of more iteration step can be prolonged to the whole coordinate space. The rotation matrix  $r_p$ , in its special shape is computation in depth; it requires computing sine and cosine competencies with four multiplication and two addition operations. Factoring the cosine time duration simplifies the Rotation matrix  $r_p$  (1) via the usage of changing the multiplication to shift operations, as tangent of the primary angles is described in terrible powers of (2). However the penalty paid is the advent of the scale-factor which varies in accordance to the cosine of the essential-rotation. As considered from (3), the measurement element  $k_i$  is independent of the path of micro-rotation. With sequential execution of large form of iterations it has a tendency to a constant, referred to as the achieve of the cordic set of rules. The size-factor is as a final result compensated each internal the submit or preprocessing unit.

$$R_p = K_i \cdot \begin{bmatrix} 1 & -u_i \cdot 2^{-i} \\ u_i \cdot 2^{-i} & \cos\theta \end{bmatrix} \quad (3)$$

Scaling-unfastened cordic [12] used to be the most attempt to cartoon scale-loose coordinate cordic equations the utilization of taylor collection boom. Proper right here, the micro-rotations are limited to anti-clockwise route handiest, such that, any attitude of rotation is represented because the algebraic sum of quintessential angles. The sine and cosine factors are approximated.

### 3. THE WALLACE TREE MULTIPLIER

The wallace tree multiplier is significantly quicker than a clean array multiplier due to the fact of the truth its top is logarithmic in phrase duration, now not linear. But, in addition to the giant big sort of adders required, the wallace tree's wiring is an awesome deal a lot loads a lot less normal and larger complicated. As a stop result, wallace timber are frequently averted through designers, on the same time as design complexity is a hassle to them.

Wallace tree styles use a log-depth tree community for discount. Faster, however abnormal, they exchange ease of layout for velocity. Wallace tree styles are commonly prevented for low electrical strength programs, thinking about that more of wiring is likely to consume extra electricity. While subsequently quicker than bring-shop shape for massive bit multipliers, the wallace tree multiplier has the drawback of being very abnormal, which complicates the mission of coming with an environment exceptional layout.

The wallace tree multiplier is an excessive tempo multiplier. The summing of the partial product bits in parallel the usage of a tree of deliver-preserve adders grew to turn out to be oftentimes diagnosed due to the fact of the fact the "wallace tree". Three step methods are used to multiply numbers Establishment of bit products, Discount of the bit product matrix right into a two row matrix by means of capability of a elevate shop adder, summation of remaining rows the usage of a faster lift look beforehand adder (cla).




Fig.1 Wallace tree Multiplier

**4. THE BOOTH'S MULTIPLIER**

Even though wallace tree multipliers have been faster than the ordinary furnish keep technique, it moreover modified into as quickly as very bizarre and as an end result grew to come to be into as rapidly as tough at the equal time as drawing the layouts. Slowly at the same time as multiplier bits receives preceding 32-bits massive numbers of frequent revel in gates are required and for that purpose in addition greater interconnecting wires which makes chip structure huge and slows down working tempo sales area multiplier can be used in one-of-a-type modes collectively with radix-2, radix-4, radix-8 and so forth. But we decided to apply radix-4 salary area's set of policies due to the reality of range of partial merchandise is diminished to  $n/2$ .

**4.1 Implementation of Radix-4**

One of the picks for recognizing excited velocity multipliers is to beautify the similarity that helps limit the large form of the subsequent calculation steps. The unique version of the Booth multiplier (Radix - 2) had drawbacks. The huge kind of upload / subtract operations grew to emerge as variable and because of this grew to come to be inconvenient even as designing parallel multipliers. The set of insurance policies will flip out to be inefficient at the equal time as there are isolated 1s.

The ones troubles are conquering through using radix four earnings space's algorithm which can scan strings of three bits with the set of suggestions given underneath. The layout of booth's multiplier in this mission consists of 4 modified sales region encoded (mbe), 4 signal extension corrector, four partial product mills (accommodates of 5:1 multiplexer) and as a give up end result a wallace tree adder.

This earnings neighborhood multiplier technique is to make greater tempo via decreasing the giant trend of partial merchandise thru potential of manner of 1/2. Whilst you reflect on consideration on that an 8-bit profits region multiplier is used on this project, so there are completely 4 partial products that desire to be delivered as chance of eight partial merchandise generated the usage of everyday multiplier. The shape sketch for the changed cubicles set of guidelines used in this mission.




Fig.2 Architecture of Booth Multiplier

**5. MODIFIED BOOTH MULTRIPLIER**

Modified sales space encoding is most regularly used to keep away from variable dimension partial product arrays. Earlier than designing a mbe, the multiplier b must be converted right into a radix-four quantity with the aid of dividing them into three digits respectively in accordance to sales space encoder desk given afterwards. Prior to transform the multiplier, a zero is appended into the least tremendous bit (lsb) of the multiplier. The figure above shows that the multiplier has been divided into four partitions and hence that mean four partial products will be generated using booth multiplier approach I instead of eight partial products being generated using conventional multiplier.  $Z_n = -2 * B_{n+1} + B_n + B_{n-1}$  Lets take an example of converting an 8-bit number into a Radix-4 number. Let the number be -36 = 1 1 0 1 1 1 0 0. Now we have to append a '0' to the LSB. Hence the new number becomes a 9-digit number, that is 1 1 0 1 1 1 0 0 0. This is now further encoded into Radix-4 numbers according to the following given table. Starting from right we have  $0 * \text{Multiplicand}$ ,  $-1 * \text{Multiplicand}$ ,  $2 * \text{Multiplicand}$ ,  $-1 * \text{Multiplicand}$ .

Table 5.1 Analysis of Multiplicand

$B_{n+1}$	$B_n$	$B_{n-1}$	$Z_n$	Partial Product	1M	2M	3M
0	0	0	0	0	1	1	0
0	0	1	1	$1 * \text{Multiplicand}$	0	1	0
0	1	0	1	$1 * \text{Multiplicand}$	0	1	0
0	1	1	2	$2 * \text{Multiplicand}$	1	0	0
1	0	0	-2	$-2 * \text{Multiplicand}$	1	0	1
1	0	1	-1	$-1 * \text{Multiplicand}$	0	1	1
1	1	0	-1	$-1 * \text{Multiplicand}$	0	1	1
1	1	1	0	0	1	1	0

This Table shows  $B_{n+1}$ ,  $B_n$  and  $B_{n-1}$  which are three bits wide binary numbers of the multiplier  $B_n$  which  $B_{n+1}$  is the most significant bit (MSB) and  $B_{n-1}$  is the least significant bit (LSB).  $Z_n$  is representing the Radix-4 number of the 3-bit binary multiplier number. For example, if the 3-bit multiplier value is "111", so it means that multiplicand A will be 0. And it's the same for others either to multiply the multiplicand by -1, -2 and so on depending on 3 digit number. And thing to note is generated numbers are all of 9-bit.

**5.1 Tree Multiplier**

According to [13] author used existing Wallace tree method but the use the small size full adder which will reduce the hardware consumption.

This architecture reduces the partial products at a rate of  $\log_3 2$  (N 2). Figure shows an example of tree reduction for an 8\*8-bit partial product tree. The ovals around the dots represent either a full adder (for three circled dots) or a half adder (For two circled dots). This tree is reduced to two rows for a carry-propagate adder after four stages. There are many ways to reduce this tree with CSAs, and this example is just one of them.

**6. RESEARCH GAPS**

Scaling and hardware complexity are main difficulty but latency also create some issues about the speed. This method reduces latency problem but despite the fact that we will lower latency in term of hardware.

**6.1 Application**

There are many applications where we have to use cordic processor and those applications are:

- Aerospace Application.
- Discrete Cosine Transform (Image Compression Unit).
- Different DSP and DIP Filters.
- Multimedia Applications.

**6.2 Required Software Tools**

This Paper will develop in both level means algorithm and architecture level. So for algorithm level we will use matlab and application level analysis will be perom on DCT by using of Matlab. Simmilar architecture level design will be done on Xilinx and verification will be done on Modelsim.

**6.3 Required Software Tools**

This project will develop in both level means algorithm and architecture level. So for algorithm level we will use matlab and application level analysis will be perom on DCT by using of Matlab onl. Simmilar architecture level design will be done on Xilinx and verification will be done on Modelsim.

Table 6.3 Software Tools Summary

Development Tools (Algorithm)	MATLAB Version 11
Development Tools (Arhitecture)	Xilinx ISE Version 14.
Simulation & Verification Tool	ModelSim 8.1 and Matlab

**7. PROPOSED IMLEMENTATION**

Here we will propose a novel architecture of Cordic Processing Unit with the motto of reducing the time complexity & scale factor issue at algorithm level. Similar at architecture level we will make justification with SPAA metrics according to our paper theme. According to that concept we will design fast algorithm and we will reduce the time complexity. After that we will design architecture of processing unit by using of our propose Cordic algorithm. At initial stage we will design our own novel algorithm after that we will design of our architecture of propose novel algorithm. Now for analysis point of view we will use DCT as an application where we will apply our proposed logic with previous existing logic. There we will compare the output image quality with different image quality parameters. Now at hardware stage we will use Verilog HDL and design our architecture on Xilinx 14.2. Virtually we will do

analysis on Vertex 6 FPGA. Using verilog verification we will Check the efficiency of our propose design.

**8. CONCLUSION**

This paper added a way to extend the enter differ of the cordic ip cores on hand in fpgas. Because of the fact exponential characteristic is a truly regularly used one in a few of the dsp particularly primarily based definitely sincerely applications, this cool lively film will discover out software program application utility software program in areas of signal processing, photograph processing. It is able to moreover in addition be utilized in rising region of neuron-prosthetic studies, the vicinity the biologically inspired neuron fashions have mathematical equations coping with exponential of large values. The structure simulation penalties very intently matched the expected values calculated the utilization of matlab. The layout modified into as speedy as synthesized and mapped to xilinx fpga and tested. A couple of instantiations of the format module had been effectively utilized in a software program for the fpga implementation of a hodgkin huxley model of a single neuron.

**REFERENCES**

- [1] Barozzi, Sara, et al. "Filtering images extracted from social media in the response phase of emergency events." 16th Conference on Information Systems for Crisis Response and Management. 2019.
- [2] Parmar, Yashrajsinh, and K. Sridharan. "A Resource-Efficient Multiplierless Systolic Array Architecture for Convolutions in Deep Networks." IEEE Transactions on Circuits and Systems II: Express Briefs 2019.
- [3] Gurantz, Itzhak, Yoav Goldenberg, and Sree A. Raghavan. "Demodulator for consumer uses." U.S. Patent No.5, Aug. 1996, pp.550, 869.
- [4] Wang, Sicong, Zhiping Wen, and Lixin Yu. "High-performance fault-tolerant CORDIC processor for space usage." 2006 1st International Symposium on Systems and Control in Aerospace and Astronautics. IEEE, 2006.
- [5] Huang, Yi, Zhi-Qian Yang, and Li-Jun Guo. "Usage of CORDIC algorithm in processing of tethered pose of aerostat radar [J]." Journal of Hefei University of Technology (Natural Science) 11 (2010).
- [6] Hore, Alain, and Djemel Ziou. "Image quality metrics: PSNR vs. SSIM." Twentieth International Conference on Pattern Recognition. IEEE, 2010.
- [7] Zhang, Lin, Lei Zhang, and Xuanqin Mou. "RFSIM: A feature based image quality assessment metric using Riesz transforms." International Conference on Image Processing. IEEE, 2010.
- [8] Zhang, Lin, et al. "FSIM: A feature similarity index for image quality assessment." IEEE transactions on Image Processing Aug. 2011 1pp. 2378-2386.
- [9] J.E. Volder, "The CORDIC Trigonometric Computing Technique" IRE Trans. Electron. Computers," vol. EC-8, Sept 1959, pp. 330- 334.
- [10] J. S.Walther, "A unified algorithm for elementary functions," Spring Joint Computer Conf., 1971, pp. 379-385.
- [11] S. F. Hsiao, Y. H. Hu and T. B. Juang, "A Memory Efficient and High SpeedSine/Cosine Generator Based on

- Parallel CORDIC Rotations," IEEE Signal Processing Letters, vol. 11, No.2, Feb-2004, pp. 152-155.
- [12] N. Takagi, T. Asada, and S. Yajima, "Redundant CORDIC methods with a constantscale factor for sine and cosine computation," IEEE Trans. Computers, vol. 40, Sept 1991, pp.989-995.
- [13] K. Maharatna and S. Banerjee, "A VLSI array architecture for hough transform," Pattern Recognit., vol. 34, 2001, pp. 1503-1512.
- [14] K. Maharatna, A. S. Dhar, and S. Banerjee, "A VLSI array architecture for realization of DFT, DHT, DCT and DST," Signal Process., vol. 81, 3- 1822.
- [15] Y.H. Hu and H. M.Chern, "VLSI CORDIC array structure implementation of Toeplitz eigensystem solvers," in Proc. IEEE Int. Conf. Acoust. Speech, Signal Processing, NM,1990, pp. 1575-1578..
- [16] Pramod K. Meher, Javier Walls, Tso-Bing Juang, K. Sridharan, Koushik Maharatna, "50 Years of CORDIC: Algorithms, Architectures and Usage," IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 56, No.9, Sept.2009, pp. 1893- 1907.
- [17] C. S. Wu and A. Y. Wu, "Modified vector rotational CORDIC (MVR-CORDIC) algorithm and architecture," IEEE Trans. Circuits Syst.II, vol.48, June 2001 pp. 548-561.
- [18] Cheng-Shing Wu, An-Yeu Wu and Chih-Hsiu Lin, "A High- Performance/Low- Latency Vector Rotational CORDIC Architecture Based on Extended Elementary Angle Set and Trellis-Based Searching Schemes," IEEE Transactions on Circuits and SystemsII : Analog and Digital Signal Processing, Vol.50, No.9, Sept. 2003, pp.589-601.
- [19] Y. H. Hu and S. Naganathan, An angle recoding method for CORDIC algorithm implementation, IEEE Trans. Computers, vol. 42, Jan. 1993, pp. 99–102.
- [20] K. Maharatna, S. Banerjee, E. Grass, M. Krstic, and A. Troya, Modified virtually scaling-free adaptive CORDIC rotator algorithm and architecture, IEEE Trans. Circuits Syst. Video Technol., vol. 15, no. 11, Nov. 2005, pp. 1463-1474.
- [21] K.Maharatna, A.Troya, S.Banerjee, and E. Grass, "Virtually scaling free adaptive CORDIC rotator," IEE Proc.-Comp. Dig. Tech., vol.-151, no.6, Nov.2004, pp. 448- 456.
- [22] Leena Vachhani, K. Sridharan and Pramod K. Meher, "Efficient CORDIC Algorithms and Architectures for Low Area and High Throughput Implementation," IEEE Transactions on Circuit and Systems-II, vol. 56, No. 1, January 2009, pp.61-65.
- [23] F.J. Jaime, M. A. Sanchez, J. Hormigo, J.Villalba and E. L. Zapata, "Enhanced scaling-free CORDIC," IEEE Trans. Circuits and Systems-I: Regular Papers, vol.57, No.7, July 2010 pp. 1654-1662.
- [24] Supriya Aggarwal, P.K Meher and K. Khare "Area-Time Efficient Scaling-Free CORDIC Using Generalized Micro-Rotation Selection," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.20, No.8, August 2012, pp.1542-1546.
- [25] Matteo Causo, Ting an and Alves de Barros Naviner "Parallel scaling-free and area-time efficient CORDIC Algorithm," 19th IEEE International Conference on Electronics, Circuits and Systems, 2012, pp.149-152.
- [26] Supriya Aggarwal, K. Khare, "Hardware Efficient Architecture for Generating Sine/Cosine Waves," 25th International Conference on VLSI Design 2012.
- [27] S. Aggarwal, P.K Meher and K. Khare, "Scale-Free Hyperbolic CORDIC Processor and Its Usage to Waveform Generation," IEEE Transactions on Circuits and Systems-I, vol.60, No.2, 2013, pp.314-326.
- [28] J. Vankka, "Digital Synthesizers and Transmitters for Software Radio," Dordrecht, Netherlands. Springer: 2005.
- [29] Maher Jridi and Ayman Alfalou. "Direct Digital Frequency Synthesizer with CORDIC Algorithm and Taylor Series Approximation for Digital Receivers," European Journal of Scientific Research, Euro Journals, vol 30 (4), 2009, pp.542- 553.
- [30] Nitesh Kumar Sharma, Dr. Shanti Rathore and Dr. M.R. Khan "A Comparative Analysis on Coordinate Rotation Digital Computer (CORDIC) Algorithm and Its use on Computer Vision Technology," First International Conference on Power, Control and Computing Technologies, 2020, pp.,106-110.

#### AUTHOR PROFILE



**Nitesh Kumar Sharma** did his Electronics and Telecommunication Engineering degree from GEC Jagdalpur under CSVTU Bhilai in 2014. PG Degree in VLSI from Dr. C.V. Raman University Bilaspur, Chhattisgarh in 2016. Presently he is research scholar in Dr. C.V. Raman University Bilaspur.



**Dr. Shanti Rathore** did her Diploma in Instrumentation from R.G.P.V Bhopal in 2001. Bachelor degree in Electronics and Telecommunication Engineering from G.G.V. Bilaspur, in 2005. PG degree in Instrumentation from BIT DURG, under CSVTU Bhilai. She did her Ph.D. degree From Dr. C.V. Raman University Bilaspur in 2018. Presently She is working as an Associate Professor in Dr. C.V. Raman University. Bilaspur.



**Dr. M.R. Khan** did his degree from Government Engineering College Jabalpur in 1985. He received PG from IIT Kharagpur (with honors). He obtained his PhD degree from NIT Raipur in 2008. Presently he is working as a Professor and Principal of Government Engineering College Jagdalpur, He has more than 35 years of teaching experience and published several research papers national and international level.