Design and Analysis of Interleaved KY Converter with Reduced Voltage Stress on the Devices

Azra Fatima and M. S. Aspalli

1Department of Electrical Engineering, 2Department of Electrical Engineering.

E-mail: 1a.fatima.elecengg@gmail.com, 2maspalli@gmail.com

ABSTRACT

In this work, a new interleaved Low input-High Output (LIHO) converter is proposed which comprises two KY-based converters to get a high conversion ratio. The ripple current can be reduced as we are using an interleaved strategy which reduces voltage stresses on the switches. The operational modes of the proposed converter are analyzed under varying input voltage conditions. There is various type of non-isolated converters such as buck-boost, Cuk, SEPIC, ZETA converters, etc. But the voltage gain of these converters is less compare to the proposed interleaved KY converters. The voltage gain, efficiency of the proposed converter is enhanced compared to the previous converters. The voltage stress on semiconductor devices and the ripple in the input current are reduced because of this interleaving technique. Switch with low on-state resistance is used due to which the conduction losses are reduced. Steady-state analysis and the operating principle are studied in continuous conduction mode (CCM) at ideal conditions. Simulation is also carried out in MATLAB/Simulink for the proposed interleaved KY converter.

Keywords: dc-dc converter, High voltage gain, Interleaved KY converter, Voltage stress.

1. INTRODUCTION

Traditional energy resources such as fossil fuels are not renewable and it is also the reason for the emission of greenhouse gases which leads to climatic changes and global warming over the earth. Hence the wind energy, solar energy, and fuel cells are utilized for power generation. As these are fluctuating in nature the voltage and power from these sources also have been fluctuating from time to time. Also, the voltage from PV panels is lower than that of the grid voltage, we have to connect the PV panels in series to achieve the required voltage [1]. In the case of PV there exist a shadow effect that cannot be neglected[2]. In the present scenario, dc-dc converters are being widely used for various purposes. Such as battery power systems, uninterrupted power supply, etc. In SEPIC dc-dc converter efficiency, voltage gain is high where the output may be greater, equal, or less than the input voltage[3]. To have continuous input current for dc-dc converter with low ripple double input source are used[4]. Various conventional dc-dc converters have high voltage gain but due to their operating conditions and the parasitic element the voltage gain of the buck-boost, Cuk, SEPIC, ZETA converters have been restricted. Also, the stress on the semiconductor device is equal to the output voltage[5-6]. The voltage gain of the converters can also be increased by using a couple-inductors in a dc-dc converter[7-10]. Thus the proper number of turns ratios must be chosen to increase the voltage gain[11-12]. But higher the turns ratio reduces the efficiency and causes higher EMI noise and power loss which can be overcome by using non-isolated converters which indeed have lower size, cost, and losses[13-16]. The newly developed converter is proposed which is named KY converters. In this converter, the voltage on the switches is less than the output voltage [17-18]. Also, the KY converters are very useful in supplying the power to the devices which will operate at low noise conditions they provide a very fast transient response which is similar to the buck converter. The output current is non-pulsating of this KY converter. But still, the voltage gain of this converter can be enhanced[19-21].

In this paper a novel high step-up interleaved dc-dc converter is presented. This converter is proposed by interleaving two modified KY converters. The voltage conversion ratio of this converter is higher than the previously developed dc-dc converter like buck-boost, Cuk, SEPIC, ZETA converters. The overall aim of this converter is to obtain high voltage gain, high efficiency, low voltage stress on the switches, and the other semiconductor devices. The low ripple in the input current and low switching and conduction losses.

2. PROPOSED INTERLEAVED KY CONVERTER TOPOLOGY

Fig1 represents a step up non-isolated interleaved dc-dc converter. In this paper, the voltage gain of the switches is less than the output voltage, and also the ripple at the output voltage are reduced and the output current is non-pulsating. As they have previously developed various converters but the voltage gain of the proposed converter is larger i.e M=1+3D/1-D (1)

The interleaved modified KY converter consists of two IGBT switches, four inductors L₁, L₂, L₃, L₄. Four diode
D₁, D₂, D₃, D₄. Four capacitors C₁, C₂, C₃, C₄, and two output capacitor Cₒ₁, Cₒ₂, and the load. This converter is operated in CCM. To ease the steady-state analysis few assumptions are made:

1. All the parasitic parameters of the semiconductor devices are neglected.
2. All the semiconductor devices are in ideal condition.
3. The voltage of the capacitors is assumed to be constant as the size of the capacitor is considered to be large enough.

![Fig 1 Equivalent circuit of interleaved KY converter](image)

The interleaved KY converter operates in two modes:

Mode 1: The time interval for this mode is (tₒ-t₁). In this mode, the switches S₁, S₂ are in on state and all the four diodes D₁-D₄ are in off state. As the inductors are charged from the input source, the current through the inductors rises linearly. The capacitors C₁ and C₃ are charged and the capacitors C₂, C₄, Cₒ₁, Cₒ₂ are discharged which were charged from the previous mode. The output capacitors also charge the load. Figure 2.(a) represents the current flow directions of mode 1. The voltage across the inductors is:

\[ V_{L1} = V_{in} - V_{C2} \]
\[ V_{L2} = V_{C1} - V_{C3} \]
\[ V_{L3} = V_{in} - V_{C4} \]
\[ V_{L4} = V_{C3} - V_{C2} \]

Mode 2: The time interval for this mode is (t₁-t₂). In this mode, both the switches are in off state and all the four diodes are in on state. As the current through the inductors decreases to its minimum value, now the capacitors C₁ and C₃ are discharged and the capacitors C₂, C₄, Cₒ₁, Cₒ₂, Rₒ are charged through the diodes D₂ and D₄. For the next time period, the switches S₁ and S₂ have turned on again which ends the mode 2. Figure 2.(b) represents the current flow direction of mode 2. The voltage across the inductors is:

\[ V_{L1} = V_{in} - V_{C2} \]
\[ V_{L2} = -V_{C1} \]
\[ V_{L3} = V_{in} - V_{C4} \]
\[ V_{L4} = -V_{C3} \]

### 3. STEADY STATE ANALYSIS OF PROPOSED CONVERTER

To ease the analysis volt second balanced law of inductor is applied for the inductors L₁, L₂, L₃, L₄:

\[ V_{Li} = \int_{0}^{T_s} (V_{Li}) dt \]

\[ V_{L1} = \int_{0}^{DTS} V_{in} dt + \int_{DTS}^{TS} (V_{in} - V_{C2}) dt \]
\[ V_{L2} = \int_{0}^{DTS} (V_{C2} - V_{C1}) dt + \int_{DTS}^{TS} (-V_{C2}) dt \]
\[ V_{L3} = \int_{0}^{DTS} (V_{in} - V_{C4}) dt + \int_{DTS}^{TS} (-V_{C4}) dt \]
\[ V_{L4} = \int_{0}^{DTS} (V_{C4} - V_{C3}) dt + \int_{DTS}^{TS} (-V_{C3}) dt \]

When KVL is applied in mode 1, the output voltage is

\[ V_o = V_{Cₒ₁} - V_{Cₒ₂} + V_{in} \]

Similarly in mode 2

\[ V_{Cₒ₁} = V_{C₁} + V_{C₂} \]
\[ V_{Cₒ₂} = V_{C₃} + V_{C₄} \]

By equating equations 11, 12, 13 & 14 to zero, we get

\[ V_{Cₒ₁} = \frac{1}{D} V_{in} \]

![Fig 3: Key waveforms of interleaved KY converter in CCM](image)
\[ V_{c2} = V_{c4} = \frac{1}{1-D} V_{in} \]  

From the above equation 18 & 19

\[ V_{co1} = \frac{V_{in}}{1-D} \]  

From equation 15 & 20 the voltage gain of the converter is

\[ M = \frac{V_o}{V_{in}} = \frac{V_{o1} - V_{in} + V_{co2}}{V_{in}} \]  

Where \[ M = \frac{3D+1}{1-D} \]

**Design equations of the proposed converter**

**Inductor**

As we are analyzing in CCM, so the inductor values are obtained as

\[ I_L \geq \frac{M_D}{2} \]  

\[ L_1 = L_4 = \frac{D(1-D)V_o}{2(1+3D)(1+D)f_{s10}} \]  

\[ L_2 = L_3 = \frac{2(1+3D)f_{s10}}{D(1-D)V_o} \]  

**Capacitor**

As from the voltage equations of the capacitor VC1 – VC4 (18 & 19) the capacitor equations are obtained. Since the charges observed by all the capacitors is equal :

\[ \Delta Q = \frac{D_{io}}{F_{s10}} \]  

\[ \Delta V_{ci} = \frac{\Delta Q}{C_i} \]  

\[ C_i = D_{io} V_o f_{s} \] where i=1,2,4

**4. VOLTAGE STRESS**

To select the proper ratings of the semiconductor devices the voltage stress of the converter is to be considered. Based on the operating principle of the proposed converter, the voltage stress on the switches and the diodes is :

\[ V_{ss1} = V_{ss2} = 1\text{-}1\text{-}D V_{in} \]  

\[ V_{ss1} = V_{ss2} = 1\text{-}1\text{-}D V_{in} \]  

5. COMPARISON STUDY

The proposed converter is compared with some previously developed converters in terms of voltage gain, the voltage stress on power switches, efficiency, cost, and size. The voltage stress of the proposed converter is less than the other previously developed converters for different values of the duty cycle which indeed increases the converter efficiency and hence cost of the converter is reduced. Also, the voltage conversion ration and the voltage gain of the converter are more than the previously developed converters due to the interleaving technique of two modified step-up KY converter which is proposed in this project. The number of switches used here is less compared to previously developed converters.

### Table 1. Comparison of a proposed converter with present converters

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage gain</td>
<td>1+3D/1-D</td>
<td>n+1+(n+1)/D/1-D</td>
<td>2(KN+1)/1-D</td>
</tr>
<tr>
<td>Voltage stress on switches</td>
<td>1/1-D V_{in}</td>
<td>M+n+1/2n+1</td>
<td>M+1/2M</td>
</tr>
<tr>
<td>Number of modes</td>
<td>2</td>
<td>4</td>
<td>8</td>
</tr>
<tr>
<td>Number of switches</td>
<td>2</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>Size</td>
<td>Small</td>
<td>complex</td>
<td>More complex</td>
</tr>
<tr>
<td>Efficiency</td>
<td>96.6</td>
<td>90.4</td>
<td>92.8</td>
</tr>
</tbody>
</table>

6. SIMULATION RESULTS

Simulations were carried out in Matlab/Simulink software. The parameter value which is used in this simulation is given in below table 1. The graphical representation of voltage, current for different components of the proposed converter is shown in fig 4 & 5. The switch voltage is less than the output voltage which reduces the stress on the switches, so the switches with low on-state resistance can be used. The efficiency of the proposed converter is 96.6% fig 4(c). The input power is 231W with an input voltage and current 29V and 9A represented in fig 4 and the output power obtained is 225W the output voltage and current are represented in fig 4. The gate pulses are of 1V and the switch voltage Vsw and current Isw is 100V and 9A represented in fig 5. The inductor voltage and current are represented in fig 6. The capacitor voltage VC4 and VC2 are represented in fig 7.

### Table 2. Parameter Values Used in Simulation

<table>
<thead>
<tr>
<th>Specifications</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>29 V</td>
</tr>
<tr>
<td>Output voltage</td>
<td>329 V</td>
</tr>
<tr>
<td>Output power</td>
<td>225.5 Watt</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>30 kHz</td>
</tr>
</tbody>
</table>
Fig 3 Simulation Diagram

(a)

(b)

(c)

(d)

Fig 4. (a) Input power. (b) Output power. (c) Efficiency (d) input voltage. (e) input current (f) output voltage of the converter (g) output current of the converter
7. CONCLUSION

A new interleaved high gain step-up converter was presented in this work. By using the interleaving technique, we have reduced the voltage stress across the switches. The operational modes of the proposed converter were briefly analyzed. The proposed converter is subjected to input voltage variations and the load regulation was achieved. The proposed converter consists of two switches with low on-state resistances as the voltage stress on the switches is less. The modified interleaved KY converter has high voltage gain compared to the previously developed/conventional converters and due to low ripple in the input current, this is suitable for the PV system also. They can be further enhanced by using a PV array. The converter was operated in CCM and all the semiconductor devices were analyzed in steady-state. The accuracy of the proposed converter is estimated in MATLAB/SIMULINK software.

REFERENCES


Gharepetian.
“Analysis and implementation of modular isolated zero-voltage switching bidirectional DC–DC converter,”


*8th Power Electronics, Drive Systems & Technologies Conference (PEDSTC)*, Mashhad, Iran, Feb. 2017.

*33rd International Power System Conference*, Tehran, Iran, October 2018.

*IET Transactions on Industrial Electronics*, vol. 64, no. 1, pp.198-205, 2017.


*IEEE Transactions on Power Electronics*, vol. 27, no. 5, 2012.

*The 5th Power Electronics, Drive Systems and Technologies Conference (PEDSTC 2014)*, Tehran, Iran, Feb 2014.


**AUTHOR PROFILES**

**Azra Fatima** received a degree in electrical and electronics from Visvesvaraya technological university Engineering from Poojya Doddappa Appa College of Engineering Kalaburagi India, in 2018. I am pursuing higher studies in the Power Electronics Master of Technology. Currently, I am a final year student at Poojya Doddappa Appa College of Engineering Kalaburagi India.

**Dr. Mruttanjaya Aspalli** Co-ordinator and professor of Power Electronics department Master of Technology of Poojya Doddappa Appa College of Engineering Kalaburagi India.